Power MOSFET -3.05 Amps, -30 Volts Dual P-Channel SOIC-8

Features

- High Efficiency Components in a Dual SOIC-8 Package
- High Density Power MOSFET with Low R_{DS(on)}
- Miniature SOIC-8 Surface Mount Package Saves Board Space
- Diode Exhibits High Speed with Soft Recovery
- I_{DSS} Specified at Elevated Temperature
- Avalanche Energy Specified
- Mounting Information for the SOIC-8 Package is Provided
- AEC-Q101 Qualified NVMD3P03R2G
- These Devices are Pb-Free and are RoHS Compliant

Applications

- DC-DC Converters
- Low Voltage Motor Control
- Power Management in Portable and Battery–Powered Products, i.e.: Computers, Printers, PCMCIA Cards, Cellular & Cordless Telephones

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	-30	V
Gate-to-Source Voltage - Continuous	V _{GS}	±20	V
Thermal Resistance – Junction–to–Ambient (Note 1) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ 25°C Continuous Drain Current @ 70°C Pulsed Drain Current (Note 4)	R _{θJA} P _D I _D I _D I _{DM}	171 0.73 -2.34 -1.87 -8.0	°C/W W A A A
Thermal Resistance – Junction–to–Ambient (Note 2) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ 25°C Continuous Drain Current @ 70°C Pulsed Drain Current (Note 4)	R _{θJA} P _D I _D I _D I _{DM}	100 1.25 –3.05 –2.44 –12	°C/W W A A A
Thermal Resistance – Junction–to–Ambient (Note 3) Total Power Dissipation @ T _A = 25°C Continuous Drain Current @ 25°C Continuous Drain Current @ 70°C Pulsed Drain Current (Note 4)	R _{θJA} P _D I _D I _D I _{DM}	62.5 2.0 -3.86 -3.1 -15	°C/W W A A A
Operating and Storage Temperature Range	T _J , T _{stg}	−55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting T _J = 25° C (V _{DD} = -30 Vdc, V _{GS} = -4.5 Vdc, Peak I _L = -7.5 Apk, L = 5 mH, R _G = 25Ω)	E _{AS}	140	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Minimum FR-4 or G-10 PCB, t = Steady State.

 Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz Cu 0.06" thick single sided), t = steady state.

3. Mounted onto a 2" square FR-4 Board (1 in sq, 2 oz Cu 0.06" thick single sided), t \leq 10 seconds.


4. Pulse Test: Pulse Width = 300 μ s, Duty Cycle = 2%.



ON Semiconductor®

http://onsemi.com

V _{DSS} R _{DS(ON)} Typ		I _D Max	
-30 V	85 mΩ @ –10 V	–3.05 A	



ORDERING INFORMATION

Device	Package	Shipping [†]
NTMD3P03R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NVMD3P03R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted) (Note 5)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = -250 μAdc) Temperature Coefficient (Positive)			-30 -	- -30	-	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = -24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C})$ $(V_{DS} = -24 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$ $(V_{DS} = -30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C})$			- - -		-1.0 -20 -2.0	μAdc
Gate-Body Leakage Current (V _{GS} = -20 Vdc, V _{DS} = 0 Vdc)			-	_	-100	nAdc
Gate-Body Leakage Current (V _{GS} = +20 Vdc, V _{DS} = 0 Vdc)			-	_	100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = -250 \ \mu Adc$) Temperature Coefficient (Negative)		V _{GS(th)}	-1.0 -	-1.7 3.6	-2.5 -	Vdc
Static Drain-to-Source On-State Resistance ($V_{GS} = -10$ Vdc, $I_D = -3.05$ Adc) ($V_{GS} = -4.5$ Vdc, $I_D = -1.5$ Adc)				0.063 0.090	0.085 0.125	Ω
Forward Transconductance (V _{DS} =	-15 Vdc, I _D = -3.05 Adc)	9 _{FS}	_	5.0	-	Mhos
DYNAMIC CHARACTERISTICS						•
Input Capacitance		C _{iss}	_	520	750	pF
Output Capacitance	(V _{DS} = -24 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	170	325	
Reverse Transfer Capacitance		C _{rss}	_	70	135	
SWITCHING CHARACTERISTICS (Notes 6 and 7)					
Turn-On Delay Time		t _{d(on)}	-	12	22	ns
Rise Time	$(V_{DD} = -24 \text{ Vdc}, I_D = -3.05 \text{ Adc},$	t _r	_	16	30	
Turn-Off Delay Time	- V _{GS} = −10 Vdc, R _G = 6.0 Ω)	t _{d(off)}	_	45	80	
Fall Time		t _f	_	45	80	
Turn-On Delay Time		t _{d(on)}	_	16	-	ns
Rise Time	$(V_{DD} = -24 \text{ Vdc}, I_D = -1.5 \text{ Adc},$	t _r	_	42	-	
Turn-Off Delay Time	- V _{GS} = -4.5 Vdc, R _G = 6.0 Ω)	t _{d(off)}	_	32	-	
Fall Time		t _f	_	35	-	
Total Gate Charge	(V _{DS} = -24 Vdc,	Q _{tot}	-	16	25	nC
Gate-Source Charge	V _{GS} = -10 Vdc,	Q _{gs}	-	2.0	-	1
Gate-Drain Charge	I _D = -3.05 Adc)	Q _{gd}	_	4.5	_	1
BODY-DRAIN DIODE RATINGS (No	ote 6)			•		
Diode Forward On–Voltage $(I_S = -3.05 \text{ Adc}, V_{GS} = 0 \text{ V})$ $(I_S = -3.05 \text{ Adc}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C})$		V _{SD}	-	-0.96 -0.78	-1.25 -	Vdc
Reverse Recovery Time		t _{rr}	-	34	-	ns
	$ (I_S = -3.05 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A}/\mu\text{s}) $	t _a	-	18	-	-
		t _b	-	16	-	

Reverse Recovery Stored Charge

5. Handling precautions to protect against electrostatic discharge is mandatory. 6. Indicates Pulse Test: Pulse Width = $300 \ \mu s \ max$, Duty Cycle = 2%. 7. Switching characteristics are independent of operating junction temperature.

 Q_{RR}


0.03


_


μC

_

TYPICAL ELECTRICAL CHARACTERISTICS







igure 13. Maximum Rated Forward Biasec Safe Operating Area




Figure 14. Diode Reverse Recovery Waveform





Figure 15. FET Thermal Response

PACKAGE DIMENSIONS



0.6

0.024

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2 3.
- AUST 114-30M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED 2010 4. PER SIDE
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. 6.

STANDARD 15 /51-0/.						
	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
в	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	1.27 BSC 0.050 BS		1.27 BSC		0 BSC
н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
к	0.40	1.27	0.016	0.050		
м	0 °	8 °	0 °	8 °		
Ν	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

STYLE 11:

SOURCE 1 PIN 1. GATE 1 2.

- SOURCE 2 3
- GATE 2 DRAIN 2 4.
- 5. 6. DRAIN 2
- 7. 8. DRAIN 1
- DRAIN 1

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

1.270

0.050

SCALE 6:1

mm

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SciLLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SciLLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implexition the body or other application is support or surgical life or for any other application is postemic intended to support or surgical life or for any other application specifical parameters as the information and specifical parameters application is purport. surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTMD3P03R2/D

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: <u>NTMD3P03R2G</u> <u>NVMD3P03R2G</u>