









**TMP300** 

SBOS335E -JUNE 2005-REVISED DECEMBER 2018

# TMP300 1.8-V, Resistor-Programmable Temperature Switch and **Analog Out Temperature Sensor in SC70**

## **Features**

Accuracy: ±1°C (Typical at +25°C)

Programmable Trip Point

Programmable Hysteresis: 5°C/10°C

Open-Drain Outputs

Low Power: 110µA (Max)

Wide Voltage Range: +1.8V to +18V Temperature Range: -40°C to +125°C

Analog Out: 10mV/°C

SC70-6 and SOT23-6 Packages

# **Applications**

Power-supply Systems

**DC-DC Modules** 

Thermal Monitoring

Electronic Protection Systems

# 3 Description

The TMP300 is a low-power, resistor-programmable, digital output temperature switch. The device allows a threshold point to be set by adding an external resistor. Two levels of hysteresis are available. The TMP300 has a V<sub>TEMP</sub> analog output that can be used as a testing point or in temperature-compensation loops.

With a supply voltage as low as 1.8V and low current consumption, the TMP300 is ideal for power-sensitive systems.

Available in two micropackages that have proven thermal characteristics, this part gives a complete and simple solution for users who need simple and reliable thermal management.


### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TMP300	SOT-23 (6)	2.90 mm × 1.60 mm		
TIVIFOUU	SC70 (6)	2.00 mm × 1.25 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Pinout** 0 $\mathsf{T}_{\mathsf{SET}}$ 6 5 $V_{TEMP}$ **GND** OUT 4 HYST<sub>SET</sub>

# **Application Schematic**



NOTE: (1) Thinfilm resistor with approximately 10% accuracy; however, this accuracy error is trimmed out at the factory.




Table of (	Contents
------------	----------

1 Features 1	7 Detailed Description	8
2 Applications 1	7.1 Overview	8
3 Description 1	7.2 Feature Description	8
4 Revision History 2	8 Device and Documentation Sup	port 12
5 Pin Configuration and Functions 3	8.1 Receiving Notification of Docume	entation Updates 12
6 Specifications 4	8.2 Community Resources	
6.1 Absolute Maximum Ratings 4	8.3 Trademarks	
6.2 ESD Ratings 4	8.4 Electrostatic Discharge Caution.	
6.3 Electrical Characteristics 5	8.5 Glossary	
6.4 Typical Characteristics 6	9 Mechanical, Packaging, and Ord Information	
4 Revision History		
Changes from Revision D (January 2016) to Revision E		Page
Added Pin Configuration and Functions section		2
Added Pili Configuration and Functions section		3
Changes from Revision C (January 2011) to Revision D		Page
Changes from Revision C (January 2011) to Revision D		Page
Changes from Revision C (January 2011) to Revision D	e Description section, Device and Documen	<b>Page</b> tation
Changes from Revision C (January 2011) to Revision D  Added Device Information table, ESD Ratings table, Featur Support section, and Mechanical, Packaging, and Orderable	e Description section, Device and Documenter Information section	Page tation 1
<ul> <li>Changes from Revision C (January 2011) to Revision D</li> <li>Added Device Information table, ESD Ratings table, Featur Support section, and Mechanical, Packaging, and Orderable</li> <li>Changed Temperature Range Features bullet</li> </ul>	e Description section, Device and Document e Information section	Page tation 1
Changes from Revision C (January 2011) to Revision D  Added Device Information table, ESD Ratings table, Featur Support section, and Mechanical, Packaging, and Orderable Changed Temperature Range Features bullet	e Description section, Device and Document e Information section	Page tation
Changes from Revision C (January 2011) to Revision D  Added Device Information table, ESD Ratings table, Featur Support section, and Mechanical, Packaging, and Orderable Changed Temperature Range Features bullet	e Description section, Device and Document e Information section	Page tation111
Changes from Revision C (January 2011) to Revision D  Added Device Information table, ESD Ratings table, Featur Support section, and Mechanical, Packaging, and Orderable Changed Temperature Range Features bullet	e Description section, Device and Documen e Information section	Page tation
Changes from Revision C (January 2011) to Revision D  Added Device Information table, ESD Ratings table, Featur Support section, and Mechanical, Packaging, and Orderable Changed Temperature Range Features bullet	e Description section, Device and Documen e Information section	Page tation
Changes from Revision C (January 2011) to Revision D  Added Device Information table, ESD Ratings table, Featur Support section, and Mechanical, Packaging, and Orderable Changed Temperature Range Features bullet	e Description section, Device and Documen e Information section	Page tation
<ul> <li>Changes from Revision C (January 2011) to Revision D</li> <li>Added Device Information table, ESD Ratings table, Featur Support section, and Mechanical, Packaging, and Orderable</li> <li>Changed Temperature Range Features bullet</li> <li>Added package names to pinout</li> <li>Deleted Ordering Information table</li> <li>Changed Temperature Range, TA, Functional Range parare</li> <li>Added footnote 4 to Electrical Characteristics table</li> </ul>	e Description section, Device and Documente Information section	Page  tation



# 5 Pin Configuration and Functions



## **Pin Functions**

P	PIN	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
T <sub>SET</sub>	1	I	Temperature set pin. Connects to a resistor to set the trip point
GND	2	_	Ground
OUT	3	0	Trip output
HYST <sub>SET</sub>	4	I	Hystersis Set. Connect to Ground for 5°C hysteresis or connect to V+ for 10°C hysteresis
V <sub>TEMP</sub>	5	I	Analog Temperature output
V+	6	0	Supply voltage: 1.8 V to 18 V

Copyright © 2005–2018, Texas Instruments Incorporated



# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
V+	Supply voltage		+18	V
	Signal input pins, voltage <sup>(2)</sup>	-0.5	(V+) + 0.5	V
	Signal input pins, current <sup>(2)</sup>	-10	10	mA
I <sub>SC</sub>	Output short-circuit <sup>(3)</sup>	Cont	tinuous	
	Open-drain output		(V+) + 0.5	V
T <sub>A</sub>	Functional temperature	-40	+150	°C
T <sub>stg</sub>	Storage temperature	-55	+150	°C
TJ	Junction temperature		+150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Clastrostatia diasharas	Human-body model (HBM)	±4000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM)	±1000	V

Product Folder Links: TMP300

<sup>(2)</sup> Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

<sup>(3)</sup> Short-circuit to ground.



# 6.3 Electrical Characteristics

At  $V_S = 3.3V$  and  $T_A = -40^{\circ}C$  to +125°C, unless otherwise noted.

					TMP300					
	PARAMETER	ł	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(1)</sup>	MAX <sup>(1)</sup>	MIN	TYP	MAX	UNIT
TEM	PERATURE MEASU	REMENT				•				
			$V_S = 2.35V \text{ to } 18V$	-40		+125	-40		+125	
	Measurement range	9	V <sub>S</sub> = 1.8V to 2.35V	-40		100 x (V <sub>S</sub> - 0.95)	-40		100 x (V <sub>S</sub> - 0.95)	°C
TRIP	POINT		'							
	Total accuracy		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±2	±4 <sup>(2)</sup>		±2	±6	°C
	R <sub>SET</sub> equation		T <sub>C</sub> is in °C		R <sub>SET</sub> = 10	) (50 + T <sub>C</sub> )/3		R <sub>SET</sub> = 10	(50 + T <sub>C</sub> )/3	kΩ
HYS'	TERESIS SET INPUT		'							
	LOW threshold					0.4			0.4	V
	HIGH threshold			$V_{S} - 0.4$			$V_{S} - 0.4$			V
			HYST <sub>SET</sub> = GND		5			5		
	Threshold hysteresis	S	HYST <sub>SET</sub> = V <sub>S</sub>		10			10		°C
DIGI	TAL OUTPUT					"				
	Logic family				CMOS			CMOS		
	Open-drain leakage	current	OUT = V <sub>S</sub>			10			10	μΑ
V <sub>OL</sub>	Logic levels		$V_S = 1.8V$ to 18V, $I_{SINK} = 5$ mA			0.3			0.3	V
ANA	LOG OUTPUT		'							
	Accuracy				±2	±3		±2	±5	°C
	Temperature sensiti	ivity			10			10		mV/°C
	Output voltage		T <sub>A</sub> = +25°C	720	750	780	720	750	780	mV
	V <sub>TEMP</sub> pin output res	sistance			210			210		kΩ
POW	ER SUPPLY									
ΙQ	Quiescent current <sup>(3)</sup>	)	$V_S = 1.8V \text{ to } 18V,$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			110			110	μΑ
TEM	PERATURE RANGE		'							
			$V_S = 2.35V \text{ to } 18V$	-40		+125	-40		+125	
_	Specified range		V <sub>S</sub> = 1.8V to 2.35V	-40		100 x (V <sub>S</sub> - 0.95)	-40		100 x (V <sub>S</sub> - 0.95)	20
T <sub>A</sub>			V <sub>S</sub> = 2.35V to 18V	-40		+150	-40		+150	°C
	Functional range <sup>(4)</sup>		V <sub>S</sub> = 1.8V to 2.35V	-50		100 x (V <sub>S</sub> - 0.95)	-50		100 x (V <sub>S</sub> - 0.95)	
0	Th	SC70			250			250		00/14/
$\theta_{JA}$	Thermal resistance	SOT23-6			180			180		°C/W

 <sup>(1) 100%</sup> of production is tested at T<sub>A</sub> = +85°C. Specifications over temperature range are ensured by design.
 (2) Shaded cells indicate characteristic performance difference.
 (3) See Figure 1 for typical quiescent current.


Product Folder Links: TMP300

<sup>(4)</sup> The TMP300 is functional over this range and no indication of performance is implied.



# 6.4 Typical Characteristics


At  $V_S = 5V$ , unless otherwise noted.





# **Typical Characteristics (continued)**

At  $V_S = 5V$ , unless otherwise noted.





# 7 Detailed Description

### 7.1 Overview

The TMP300 is a thermal sensor designed for over-temperature protection circuits in electronic systems. The TMP300 uses a set resistor to program the trip temperature of the digital output. An additional high-impedance  $(210k\Omega)$  analog voltage output provides the temperature reading.

## 7.2 Feature Description

# 7.2.1 Calculating R<sub>SET</sub>

The set resistor ( $R_{SET}$ ) provides a threshold voltage for the comparator input. The TMP300 trips when the  $V_{TEMP}$  pin exceeds the  $T_{SET}$  voltage. The value of the set resistor is determined by the analog output function and the  $3\mu A$  internal bias current.

To set the TMP300 to trip at a preset value, calculate the  $R_{SET}$  resistor value according to Equation 1 or Equation 2:

$$R_{SET} = \frac{(T_{SET} \times 0.01 + 0.5)}{3e^{-6}}$$

where

• 
$$T_{SET}$$
 is in °C; or   

$$R_{SET} \text{ in } k\Omega = \frac{10(50 + T_{SET})}{3}$$
(1)

where

# 7.2.2 Using V<sub>TEMP</sub> to Trip the Digital Output

The analog voltage output can also serve as a voltage input that forces a trip of the digital output to simulate a thermal event. This simulation facilitates easy system design and test of thermal safety circuits, as shown in Figure 8.




Figure 8. Applying Voltage to Trip Digital Output



# **Feature Description (continued)**

## 7.2.3 Analog Temperature Output

The analog out or  $V_{TEMP}$  pin is high-impedance (210k $\Omega$ ). Avoid loading this pin to prevent degrading the analog out value or trip point. Buffer the output of this pin when used for direct thermal measurement. Figure 9 shows buffering of the analog output signal.




Figure 9. Buffering the Analog Output Signal

## 7.2.4 Using a DAC to Set the Trip Point

The trip point is easily converted by changing the digital-to-analog converter (DAC) code. This technique can be useful for control loops where a large thermal mass is being brought up to the set temperature and the  $\overline{OUT}$  pin is used to control the heating element. The analog output can be monitored in a control algorithm that adjusts the set temperature to prevent overshoot. Trip set voltage error versus temperature is shown in Figure 10, which shows error in °C of the comparator input over temperature. An alternative method of setting the trip point by using a DAC is illustrated in Figure 11.




Figure 10. Trip Set Voltage Error vs Temperature



# **Feature Description (continued)**





Figure 11. DAC Generates the Voltage-Driving T<sub>SET</sub> Pin

## 7.2.5 Hysteresis

The hysteresis pin has two settings. Grounding  $HYST_{SET}$  results in 5°C of hysteresis. Connecting  $HYST_{SET}$  to  $V_S$  results in 10°C of hysteresis. Hysteresis error variation over temperature is shown in Figure 12 and Figure 13.





# **Feature Description (continued)**

Use bypass capacitors on the supplies as well as on the  $R_{SET}$  and analog out  $(V_{TEMP})$  pins when in noisy environments, as shown in Figure 14. These capacitors reduce premature triggering of the comparator.




Figure 14. Bypass Capacitors Prevent Early Comparator Toggling Due to Circuit Board Noise

Copyright © 2005–2018, Texas Instruments Incorporated



# 8 Device and Documentation Support

## 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 8.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TMP300





22-Oct-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMP300AIDBVR	NRND	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T300	
TMP300AIDBVT	NRND	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	T300	
TMP300AIDCKR	NRND	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BPN	
TMP300AIDCKT	NRND	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BPN	
TMP300BIDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DUDC	Samples
TMP300BIDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DUDC	Samples
TMP300BIDCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QWL	Samples
TMP300BIDCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	QWL	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

22-Oct-2018

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TMP300:

Automotive: TMP300-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 22-Oct-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP300AIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TMP300AIDBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TMP300AIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TMP300AIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TMP300BIDBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TMP300BIDBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TMP300BIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TMP300BIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

www.ti.com 22-Oct-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMP300AIDBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
TMP300AIDBVT	SOT-23	DBV	6	250	203.0	203.0	35.0
TMP300AIDCKR	SC70	DCK	6	3000	203.0	203.0	35.0
TMP300AIDCKT	SC70	DCK	6	250	203.0	203.0	35.0
TMP300BIDBVR	SOT-23	DBV	6	3000	203.0	203.0	35.0
TMP300BIDBVT	SOT-23	DBV	6	250	203.0	203.0	35.0
TMP300BIDCKR	SC70	DCK	6	3000	203.0	203.0	35.0
TMP300BIDCKT	SC70	DCK	6	250	203.0	203.0	35.0



SMALL OUTLINE TRANSISTOR



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DCK (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated