



General Description

The MAX1775 dual, step-down DC-DC converter generates both the main (+3.3V at over 2A) and core (+1.8V at up to 1.5A) supplies for a complete power solution for PDAs, subnotebooks, and other hand-held devices. The main output is adjustable from +1.25V to +5.5V. The core output is adjustable from 1V to 5V. Both switching converters operate at up to 1.25MHz for small external components and use synchronous rectifiers to achieve efficiencies up to 95%. Operation with up to 100% duty cycle provides the lowest possible dropout voltage to extend useful battery life.


The MAX1775 accepts inputs from +2.7V up to +28V, allowing use with many popular battery configurations as well as AC-DC wall adapters. Digital soft-start reduces battery current surges at power-up. Both the main and core converters have separate shutdown inputs. The MAX1775 comes in a small 16-pin QSOP package.

The MAX1775 evaluation kit is available to help reduce design time.

Applications

Hand-Held Computers **PDAs** Internet Access Tablets **POS Terminals** Subnotebooks

Pin Configuration



Features

- ♦ Dual, High-Efficiency, Synchronous Rectified Step-Down Converter
- **♦ Main Power**

Adjustable from +1.25V to +5.5V **Over 2A Load Current** Up to 95% Efficiency

♦ Core Power


Adjustable from 1V to 5V Internal Switches Up to 1.5A Load Current Up to 92% Efficiency

- ♦ 100% (max) Duty Cycle
- ♦ Up to 1.25MHz Switching Frequency
- ♦ Input Voltage Range from +2.7V to +28V
- ♦ 170µA Quiescent Current
- ◆ 5µA Shutdown Current
- ♦ Digital Soft-Start
- **♦ Independent Shutdown Inputs**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1775EEE	-40°C to +85°C	16 QSOP

Typical Operating Circuit



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

IN, SHDNM, CVH to GND	0.3V to +30V
	0.3V to +6V
PDRV to GND	(V_{CVH} - 0.3V) to (V_{IN} + 0.3V)
PGND to GND	0.3V to +0.3V
All Other Pins to GND	0.3V to +6V
Core Output Short Circuit	Continuous

Continuous Power Dissipation	
16-Pin QSOP (derate 7.1mW/°C above +7	70°C)571mW
Operating Temperature	40°C to +85°C
Storage Temperature	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = +12V, V_{MAIN} = V_{INC} = V_{CS-} = V_{CS+} = +3.3V, V_{CORE} = +1.8V, Circuit of Figure 4, T_A = 0°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage	VIN		2.7		28	V
Input Quiescent Supply Current	I _{IN}	$V_{FBM} = +1.5V$, $V_{FBC} = +1.5V$, $V_{\overline{S}H\overline{D}N\overline{M}} = V_{\overline{S}H\overline{D}N\overline{C}} = +3.3V$		15	30	μΑ
CS- Quiescent Supply Current	I _{CS} -	V _{FBM} = +1.5V, V _{FBC} = +1.5V, V _{SHDNM} = V _{SHDNC} = +3.3V		110	220	μΑ
Core Regulator Quiescent Supply Current	IINC	$V_{FBM} = +1.5V$, $V_{FBC} = +1.5V$, $V_{\overline{S}H\overline{D}N\overline{D}} = +3.3V$		60	120	μA
IN Shutdown Supply Current		SHDNM = SHDNC = GND		5	30	μΑ
MAIN REGULATOR						
Main Output Voltage Adjust Range			1.25		5.5	V
FBM Regulation Threshold	V _{FBM}	$V_{(CS+-CS-)} = 0 \text{ to } +60 \text{mV}, V_{IN} = +2.7 \text{V to } +28 \text{V}$	1.21	1.25	1.29	V
FBM Input Current	I _{FBM}	V _{FBM} = +1.3V	-0.1		0.1	μΑ
Current-Limit Threshold	V _{CLM}	V _{CS+} - V _{CS-}	60	80	100	mV
Minimum Current-Limit Threshold	V _{MIN}	V _{CS+} - V _{CS} -	6	15	24	mV
Valley Current Threshold	VVALLEY	V _{CS+} - V _{CS-}	40	50	60	mV
Zero Current Threshold	Vzero	V _{CS+} - V _{CS-}	0		15	mV
PDRV, NDRV Gate Drive Resistance		V _{CS} - = +3.3V, I _{LOAD} = 50mA		2	4.4	Ω
CS- to CVL Switch Resistance		I _{CVL} = 50mA		4.5	8	Ω
PDRV, NDRV Dead Time				50		ns
Maximum Duty Cycle			100			%
Minimum On-Time			200	400	650	ns
Minimum Off-Time			200	400	650	ns

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = +12V, V_{MAIN} = V_{INC} = V_{CS-} = V_{CS+} = +3.3V, V_{CORE} = +1.8V, Circuit of Figure 4, T_A = 0°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Maximum Duty Cycle			100		%
Minimum On-Time			200	650	ns
Minimum Off-Time			200	650	ns
CORE REGULATOR					
Input Voltage Range	VINC		2.6	5.5	V
INC Hadamaltana Lagrant		V _{INC} rising	2.39	2.55	V
INC Undervoltage Lockout		V _{INC} falling	2.29	2.45	V
Core Output Voltage Adjust Range			1.0	5.0	V
Maximum Core Load Current		(Note 1)	1		А
FBC Regulation Threshold	V _{FBC}	V _{INC} = +2.5V to +5.5V, I _{OUTC} = 0 to 200mA	0.97	1.03	V
FBC Input Current	I _{FBC}	V _{FBC} = +1.3V	-0.1	0.1	μΑ
Dropout Voltage (INC to LXC)		I _{OUTC} = 400mA		0.2	V
LXC Leakage Current	I _{LXC}	$V_{INC} = +5.5V$, $V_{LXC} = 0$ to $+5.5V$	-10	10	μΑ
LXC P-Channel, N-Channel On-Resistance				0.5	Ω
LXC P-Channel Current Limit			1200	3050	mA
LXC P-Channel Minimum Current			100	400	mA
LXC N-Channel Valley Current			880	2450	mA
LXC N-Channel Zero-Crossing Current			35	175	mA
Maximum Duty Cycle			100		%
Minimum On-Time			150	670	ns
Minimum Off-Time			150	670	ns
REFERENCE					
Reference Voltage	V _{REF}		1.22	1.27	V
Reference Load Regulation		I _{REF} = 0 to 50μA		10	mV
Reference Line Regulation		$V_{CS-} = +2.5V \text{ to } +5.5V,$ $I_{REF} = 50\mu\text{A}$		5	mV
Reference Sink Current	I _{REF}		10		μΑ
CVL, CVH REGULATORS					
CVL Output Voltage	V _C VL	I _{CVL} = 50mA, V _{IN} = +2.7V, V _{CS} - = 0V	2.6	3.1	V
CVII Output Voltage		V _{IN} = +4V, I _{CVH} = 25mA		V _{IN} - 2.8	V
CVH Output Voltage	VcvH	V _{IN} = +12V, I _{CVH} = 50mA		V _{IN} - 3.7	v
CVL Undervoltage Lockout		V _{CVL} rising	2.40	2.55	V
OVE Officer voltage Lockout		V _{CVL} falling	2.30	2.45	v

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = +12V, V_{MAIN} = V_{INC} = V_{CS-} = V_{CS+} = +3.3V, V_{CORE} = +1.8V, Circuit of Figure 4, T_A = 0°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUTS						
SHDNM, SHDNC Input Low Voltage					0.4	V
SHDNM, SHDNC Input High Voltage			2.0			V
SHDNM, SHDNC Input Low Current		SHDNM = SHDNC = GND	-1		1	μΑ
SHDNC Input High Current		VSHDNC = +5.5V			5	μΑ
SHDNM Input High Current		VSHDNM = +5V		2		
SHUNNI INPUL HIGH CUITEIL		VSHDNM = +28V		15	30	μΑ

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = +12V, V_{MAIN} = V_{INC} = V_{CS-} = V_{CS+} = +3.3V, V_{CORE} = +1.8V, Circuit of Figure 4, Ta -40°C to +85°C, unless otherwise noted.)$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Input Voltage	VIN		2.7	28	V
Input Quiescent Supply Current	I _{IN}	$V_{FBM} = +1.5V$, $V_{FBC} = +1.5V$, $V_{\overline{S}H\overline{D}N\overline{M}} = V_{\overline{S}H\overline{D}N\overline{C}} = +3.3V$		30	μΑ
CS- Quiescent Supply Current	I _{CS} -	$V_{FBM} = +1.5V$, $V_{FBC} = +1.5V$, $V_{\overline{S}H\overline{D}N\overline{M}} = V_{\overline{S}H\overline{D}N\overline{C}} = +3.3V$		220	μΑ
Core Regulator Quiescent Supply Current	INC	$V_{FBM} = +1.5V$, $V_{FBC} = +1.5V$, $V_{\overline{S}H\overline{D}N\overline{M}} = V_{\overline{S}H\overline{D}N\overline{C}} = +3.3V$		120	μΑ
IN Shutdown Supply Current		SHDNM = SHDNC = GND		30	μΑ
MAIN REGULATOR					
Main Output Voltage Adjust Range			1.25	5.5	V
FBM Regulation Threshold	V _{FBM}	$V_{(CS+ - CS-)} = 0 \text{ to } +60 \text{mV}, V_{IN} = +2.7 \text{V to } +28 \text{V}$	1.21	1.29	V
FBM Input Current	I _{FBM}	V _{FBM} = +1.3V	-0.1	0.1	μΑ
Current-Limit Threshold	V _{CL}	V _{CS+} - V _{CS-}	60	100	mV
Minimum Current-Limit Threshold		V _{CS+} - V _{CS-}	6	24	mV
Valley Current Threshold		V _{CS+} - V _{CS-}	40	60	mV
Zero Current Threshold		V _{CS+} - V _{CS-}	0	15	mV
PDRV, NDRV Gate Drive Resistance		V _{CS} -= +3.3V		4.4	Ω
CS- to CVL Switch Resistance		I _{CVL} = 50mA		8	Ω

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = +12V, V_{MAIN} = V_{INC} = V_{CS-} = V_{CS+} = +3.3V, V_{CORE} = +1.8V, Circuit of Figure 4, T_A -40°C to +85°C, unless otherwise noted.) (Note 2)$

Maximum Duty Cycle 100 % % Minimum On-Time 200 650 ns	PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Minimum Off-Time Description Descrip	Maximum Duty Cycle			100		%
Input Voltage Range VINC VINC rising 2.6 5.5 V VINC rising 2.39 2.55 V VINC falling 2.29 2.45 V VINC falling 2.20 2.25 V VINC	Minimum On-Time			200	650	ns
Input Voltage Range	Minimum Off-Time			200	650	ns
Ninc Undervoltage Lockout	CORE REGULATOR					
INC Undervoltage Lockout	Input Voltage Range	VINC		2.6	5.5	V
Vinc falling 2.29 2.45	INC Undervoltage Lockout		V _{INC} rising	2.39	2.55	\/
Range	inc ondervoltage Lockout		V _{INC} falling	2.29	2.45	V
FBC Regulation Threshold VFBC VINC = +2.5V to +5.5V, IOUTC = 0 to 200mA 0.97 1.03 V				1.0	5.0	V
FBC Input Current	Maximum Core Load Current		(Note 1)	1		Α
Dropout Voltage (INC to LXC)	FBC Regulation Threshold	V _{FBC}	V _{INC} = +2.5V to +5.5V, I _{OUTC} = 0 to 200mA	0.97	1.03	V
LXC Leakage Current I _{LXC} V _{INC} = +5.5V, V _{LXC} = 0 to +5.5V -10 10 μA LXC P-Channel, N-Channel On-Resistance 0.5 Ω LXC P-Channel Current Limit 1200 3050 mA LXC P-Channel Minimum Current 100 400 mA LXC N-Channel Valley Current 880 2450 mA LXC N-Channel Zero-Crossing Current 35 175 mA Maximum Duty Cycle 100 % Minimum On-Time 150 670 ns Minimum Off-Time 150 670 ns REFERENCE Reference Voltage VREF 1.22 1.27 V Reference Load Regulation IREF = 0 to 50µA 10 mV Reference Sink Current IREF 10 µA CVL, CVH REGULATORS VCVL ICVL = 50mA, V _{IN} = +2.7V, V _{CS} . = 0V 2.6 3.1 V CVH Output Voltage VCVL ICVL = 50mA, V _{IN} = 2.5mA V _{IN} - 2.8 V _{IN} - 2.8 VIN = +12V, I _C VH = 50mA V _{IN} - 2.5<	FBC Input Current	IFBC	V _{FBC} = +1.3V	-0.1	0.1	μΑ
LXC P-Channel, N-Channel On-Resistance 0.5 Ω LXC P-Channel Current Limit 1200 3050 mA LXC P-Channel Minimum Current 100 400 mA LXC N-Channel Valley Current 880 2450 mA LXC N-Channel Zero-Crossing Current 35 175 mA Maximum Duty Cycle 100 % Minimum On-Time 150 670 ns Minimum Off-Time 150 670 ns Reference Voltage VREF 1.22 1.27 V Reference Load Regulation IREF = 0 to 50µA 10 mV Reference Line Regulation VCS. = +2.5V to +5.5V, IREF = 50µA 5 mV Reference Sink Current IREF 10 µA CVL, CVH REGULATORS VCVL ICVL = 50mA, VIN = +2.7V, VCS. = 0V 2.6 3.1 V CVH Output Voltage VCVL ICVL = 50mA, VIN = +2.7V, VCS. = 0V 2.6 3.1 V CVI Undervoltage VCVL ICVL = 50mA, VIN = 50mA VIN - 3.7 V	Dropout Voltage (INC to LXC)		IOUTC = 400mA		0.2	V
On-Resistance 0.5 Ω LXC P-Channel Current Limit 1200 3050 mA LXC P-Channel Minimum Current 100 400 mA LXC N-Channel Valley Current 880 2450 mA LXC N-Channel Zero-Crossing Current 35 175 mA Maximum Duty Cycle 100 % Minimum On-Time 150 670 ns Minimum Off-Time 150 670 ns Reference Voltage VREF 1.22 1.27 V Reference Load Regulation IREF = 0 to 50μA 10 mV Reference Line Regulation VCS = +2.5V to +5.5V, IREF = 50μA 5 mV Reference Sink Current IREF 10 μA CVL, CVH REGULATORS VCVL ICVL = 50mA, VIN = +2.7V, VCS = 0V 2.6 3.1 V CVH Output Voltage VCVL ICVL = 50mA, VIN = 25mA VIN - 3.7 V CVI Undervoltage I cokout VCVL rising 2.40 2.55 V	LXC Leakage Current	ILXC	$V_{INC} = +5.5V$, $V_{LXC} = 0$ to $+5.5V$	-10	10	μΑ
LXC P-Channel Minimum Current 100 400 mA					0.5	Ω
Current 100 400 mA LXC N-Channel Valley Current 880 2450 mA LXC N-Channel Zero-Crossing Current 35 175 mA Maximum Duty Cycle 100 % Minimum On-Time 150 670 ns Minimum Off-Time 150 670 ns REFERENCE 8 1.22 1.27 V Reference Voltage VREF 1.22 1.27 V Reference Load Regulation IREF = 0 to 50μA 10 mV Reference Sink Current IREF 10 μA CVL, CVH REGULATORS CVL Output Voltage VCVL ICVL = 50mA, VIN = +2.7V, VCS = 0V 2.6 3.1 V CVH Output Voltage VCVH VIN = +4V, ICVH = 25mA VIN - 2.8 VIN - 2.8 VI Indervoltage I ockout VCVL rising 2.40 2.55 V	LXC P-Channel Current Limit			1200	3050	mA
LXC N-Channel Zero-Crossing Sabara				100	400	mA
Current 35 175 mA Maximum Duty Cycle 100 % Minimum On-Time 150 670 ns Minimum Off-Time 150 670 ns REFERENCE Reference Voltage V _{REF} 1.22 1.27 V Reference Load Regulation I _{REF} = 0 to 50μA 10 mV Reference Line Regulation V _{CS} = +2.5V to +5.5V, I _{REF} = 50μA 5 mV Reference Sink Current I _{REF} 10 μA CVL Output Voltage V _{CVL} I _{CVL} = 50mA, V _{IN} = +2.7V, V _{CS} = 0V 2.6 3.1 V CVH Output Voltage V _{CVH} V _{IN} = +4V, I _{CVH} = 25mA V _{IN} - 2.8 V _{IN} - 3.7 CVI Undervoltage I ockout V _{CVL} rising 2.40 2.55 V	LXC N-Channel Valley Current			880	2450	mA
Minimum On-Time 150 670 ns Minimum Off-Time 150 670 ns REFERENCE Reference Voltage VREF 1.22 1.27 V Reference Load Regulation IREF = 0 to 50μA 10 mV Reference Line Regulation VCS- = +2.5V to +5.5V, IREF = 50μA 5 mV Reference Sink Current IREF 10 μA CVL, CVH REGULATORS CVL Output Voltage VCVL ICVL = 50mA, VIN = +2.7V, VCs- = 0V 2.6 3.1 V CVH Output Voltage VCVH VIN = +4V, ICVH = 25mA VIN - 2.8 VIN - 2.8 VIN = +12V, ICVH = 50mA VIN - 3.7 VIN - 3.7 VCVL rising 2.40 2.55	9			35	175	mA
Minimum Off-Time 150 670 ns REFERENCE Reference Voltage VREF 1.22 1.27 V Reference Load Regulation IREF = 0 to 50μA 10 mV Reference Line Regulation VCS- = +2.5V to +5.5V, IREF = 50μA 5 mV Reference Sink Current IREF 10 μA CVL, CVH REGULATORS VCVL ICVL = 50mA, VIN = +2.7V, VCS- = 0V 2.6 3.1 V CVH Output Voltage VCVL ICVL = 50mA, VIN = +2.7V, VCS- = 0V 2.6 3.1 V CVH Output Voltage VCVH VIN = +4V, ICVH = 25mA VIN - 2.8 VIN - 3.7 CVI Undervoltage Lockout VCVL rising 2.40 2.55 V	Maximum Duty Cycle			100		%
REFERENCE Reference Voltage VREF 1.22 1.27 V Reference Load Regulation IREF = 0 to 50μA 10 mV Reference Line Regulation VCS- = +2.5V to +5.5V, IREF = 50μA 5 mV Reference Sink Current IREF 10 μA CVL, CVH REGULATORS CVL Output Voltage VCVL ICVL = 50mA, VIN = +2.7V, VCS- = 0V 2.6 3.1 V CVH Output Voltage VCVH VIN = +4V, ICVH = 25mA VIN - 2.8 VIN - 2.8 VIN = +12V, ICVH = 50mA VIN - 3.7 VIN - 3.7 VCVL rising 2.40 2.55	Minimum On-Time			150	670	ns
Reference Voltage VREF 1.22 1.27 V Reference Load Regulation IREF = 0 to 50μA 10 mV Reference Line Regulation VCS- = +2.5V to +5.5V, IREF = 50μA 5 mV Reference Sink Current IREF 10 μA CVL, CVH REGULATORS VCVL ICVL = 50mA, VIN = +2.7V, VCS- = 0V 2.6 3.1 V CVH Output Voltage VCVH VIN = +4V, ICVH = 25mA VIN - 2.8 VIN - 2.8 VIN - 3.7 CVI Undervoltage I ockout VCVL rising 2.40 2.55 V	Minimum Off-Time			150	670	ns
Reference Load RegulationIREF = 0 to 50μA10mVReference Line Regulation $V_{CS-} = +2.5V$ to $+5.5V$, IREF = $50μA$ 5mVReference Sink CurrentIREF10 $μA$ CVL, CVH REGULATORSCVL Output Voltage V_{CVL} $I_{CVL} = 50mA$, $V_{IN} = +2.7V$, $V_{CS-} = 0V$ 2.63.1 V CVH Output Voltage V_{CVH} $V_{IN} = +4V$, $I_{CVH} = 25mA$ $V_{IN} - 2.8$ $V_{IN} = +12V$, $I_{CVH} = 50mA$ $V_{IN} - 3.7$ CVI, Undervoltage I ockout V_{CVL} rising2.402.55	REFERENCE					
Reference Line Regulation	Reference Voltage	V _{REF}		1.22	1.27	V
Reference Sink Current $I_{REF} = 50\mu A$ I_{RE	Reference Load Regulation		I _{REF} = 0 to 50μA		10	mV
CVL, CVH REGULATORS CVL Output Voltage V _{CVL} I _{CVL} = 50mA, V _{IN} = +2.7V, V _{CS} = 0V 2.6 3.1 V CVH Output Voltage V _{CVH} V _{IN} = +4V, I _{CVH} = 25mA V _{IN} - 2.8 V _{IN} - 3.7 CVI Undervoltage I ockout V _{CVL} rising 2.40 2.55 V	Reference Line Regulation				5	mV
CVL Output Voltage V _{CVL} I _{CVL} = 50mA, V _{IN} = +2.7V, V _{CS} = 0V 2.6 3.1 V CVH Output Voltage V _{CVH} $\frac{V_{IN} = +4V, I_{CVH} = 25mA}{V_{IN} = +12V, I_{CVH} = 50mA}$ V _{IN} - 2.8 V _{IN} - 3.7 V _{IN} - 3.7 CVI_ Undervoltage I_ockout V _{CVL} rising 2.40 2.55 V _{IN} - 3.7	Reference Sink Current	I _{REF}		10		μΑ
CVI_Undervoltage V_{CVH} $V_{IN} = +4V$, $I_{CVH} = 25\text{mA}$ $V_{IN} - 2.8$ $V_{IN} - 3.7$ V_{CVL} rising V_{CVL} $V_{IN} = +12V$, $I_{CVH} = 50\text{mA}$ $V_{IN} - 3.7$ V_{CVL} $V_{IN} = +12V$, $I_{CVH} = 50\text{mA}$ $V_{IN} - 3.7$ V_{CVL} $V_{IN} = +12V$, $I_{CVH} = 50\text{mA}$ $V_{IN} - 2.8$ $V_{IN} - 3.7$	CVL, CVH REGULATORS	•		•		
$V_{\text{CVH}} = 12V, I_{\text{CVH}} = 50\text{mA}$ $V_{\text{IN}} = 12V, I_{\text{CVH}} = 50\text{mA}$ $V_{\text{IN}} = 3.7$ $V_{\text{CVL}} \text{ rising}$ $V_{\text{CVL}} = 50\text{mA}$ $V_{\text{IN}} = 3.7$ $V_{\text{CVL}} = 50\text{mA}$ $V_{\text{IN}} = 3.7$	CVL Output Voltage	VCVL	I _{CVL} = 50mA, V _{IN} = +2.7V, V _{CS} - = 0V	2.6	3.1	V
V _{IN} = +12V, I _{CVH} = 50mA V _{IN} - 3.7 V _{CVL} rising 2.40 2.55 V	CVH Output Voltage		V _{IN} = +4V, I _{CVH} = 25mA		V _{IN} - 2.8	\/
CVI Undervoltage Lockout	ovn Output voltage	V CVH	$V_{IN} = +12V$, $I_{CVH} = 50$ mA		V _{IN} - 3.7	V
V _{CVL} falling 2.30 2.45	CVI Undervoltage Leekeut		V _{CVL} rising	2.40	2.55	\/
	OVE Officervollage Lockout		V _{CVL} falling	2.30	2.45	V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = +12V, V_{MAIN} = V_{INC} = V_{CS-} = V_{CS+} = +3.3V, V_{CORE} = +1.8V, Circuit of Figure 4, Ta -40°C to +85°C, unless otherwise noted.)$ (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
LOGIC INPUTS					
SHDNM, SHDNC Input Low Voltage				0.4	V
SHDNM, SHDNC Input High Voltage			2.0		V
SHDNM, SHDNC Input Low Current		SHDNM = SHDNC = GND	-1	1	μA
SHDNC Input High Current		VSHDNC = +5.5V		5	μΑ
SHDNM Input High Current		V _{SHDNM} = +28V		30	μΑ


Note 1: This parameter is guaranteed based on the LXC P-channel current limit and the LXC N-channel valley current.


Note 2: Specifications to -40°C are guaranteed by design and not production tested.

Typical Operating Characteristics

(Circuit of Figure 1, V_{MAIN} = +3.3V, V_{CORE} = +1.8V, T_A = +25°C, unless otherwise noted.)









Typical Operating Characteristics (continued)


(Circuit of Figure 1, V_{MAIN} = +3.3V, V_{CORE} = +1.8V, T_A = +25°C, unless otherwise noted.)




MAIN SWITCHING WAVEFORMS, LIGHT LOAD (100mA)




MAIN SWITCHING WAVEFORMS, HEAVY LOAD (1A)




CORE SWITCHING WAVEFORMS, LIGHT LOAD (50mA)



CORE SWITCHING WAVEFORMS, HEAVY LOAD (500mA)




MAIN LINE-TRANSIENT RESPONSE (5V TO 12V)




_Typical Operating Characteristics (continued)

(Circuit of Figure 1, V_{MAIN} = +3.3V, V_{CORE} = +1.8V, T_A = +25°C, unless otherwise noted.)


CORE LINE-TRANSIENT RESPONSE (3.3V TO 5V)




MAIN LOAD TRANSIENT (LOAD FROM 100mA to 1A, V_{IN} = 5V)



MAIN LOAD TRANSIENT (IN DROPOUT LOAD FROM 50mA TO 500mA)



TURN-ON RESPONSE (CIRCUIT OF FIGURE 4), NO LOAD



Pin Description

PIN	NAME	FUNCTION
1	SHDNM	Shutdown for Main Regulator. A low voltage on SHDNM shuts off the main output. For normal operation, connect SHDNM to IN.
2	SHDNC	Shutdown for Core Regulator. A low voltage on SHDNC shuts off the core output. For normal operation, connect SHDNC to CVL.
3	PGND	Power Ground. Ground for NDRV and core output synchronous rectifier. Connect all grounds together close to the IC.
4	NDRV	N-Channel Drive Output. Drives the main output synchronous rectifier MOSFET. NDRV swings between CVL and PGND.
5	CVL	Low-Side Regulator Bypass. CVL is the output of an internal LDO regulator. This is the internal power supply for the device control circuitry as well as the N-channel driver. Bypass CVL with a 1.0µF or greater capacitor to GND. When CS- is above the CVL switchover threshold (2.47V), CVL is powered from the main output.
6	IN	Power Supply Input
7	PDRV	P-Channel Drive Output. Drives the main output high-side MOSFET switch. PDRV swings between IN and CVH. The voltage at CVH is regulated at V _{IN} - 4.3V unless the input voltage is less than 5.5V.
8	CVH	High-Side Drive Bypass. CVH is the output of an internal LDO regulator with respect to V _{IN} . This is the low-side of the P-channel driver output. Bypass with a 1.0µF capacitor or greater to IN. When the input voltage is less than +5.5V, CVH is switched to PGND.
9	REF	Reference Voltage Output. Bypass REF to GND with a 0.22µF or greater capacitor.
10	FBM	Main Output Feedback. Connect FBM to a resistive voltage-divider to set main output voltage between +1.25V to +5.5V.
11	CS+	Main Regulator High-Side Current-Sense Input. Connect the sense resistor between CS+ and CS This voltage is used to set the current limit and to turn off the synchronous rectifier when the inductor current approaches zero.
12	CS-	Main Regulator Low-Side Current-Sense Input. Connect CS- to the main output.
13	FBC	Core Output Feedback. Connect FBC to a resistive voltage-divider to set core output between +1.0V to +5.0V.
14	GND	Analog Ground
15	INC	Core Supply Input
16	LXC	Core Converter Switching Node




Figure 1. Typical Application Circuit (Low Input Voltage)

Detailed Description

The MAX1775 dual step-down DC-DC converter is designed to power PDA, palmtop, and subnotebook computers. Normally, these devices need two separate power supplies—one for the processor and another higher voltage supply for the peripheral circuitry. The MAX1775 provides an adjustable +1.25V to +5.5V main output designed to power the peripheral circuitry of PDAs and similar devices. The main output delivers over 2A output current. The lower voltage core converter has an adjustable +1.0V to +5.0V output, providing up to 1.5A output current. Both regulators utilize a proprietary regulation scheme, allowing PWM operation at medium to heavy loads, and automatically switch to pulse skipping at light loads for improved efficiency. Figure 1 is the typical application circuit.

Operating Modes for the Step-Down Converters

When delivering low output currents, the MAX1775 operates in discontinuous conduction mode. Current through the inductor starts at zero, rises above the minimum current limit, then ramps down to zero during each cycle (see *Typical Operating Characteristics*). The switch waveform may exhibit ringing, which occurs at the resonant frequency of the inductor and stray

capacitance, due to the residual energy trapped in the core when the rectifier MOSFET turns off. This does not degrade the circuit performance.

When delivering medium-to-high output currents, the MAX1775 operates in PWM continuous-conduction mode. In this mode, current always flows through the inductor and never ramps to zero. The control circuit adjusts the switch duty cycle to maintain regulation without exceeding the peak switching current set by the current-sense resistor.

100% Duty Cycle and Dropout

The MAX1775 operates with a duty cycle up to 100%. This feature extends the input voltage range by turning the MOSFET on continuously when the supply voltage approaches the output voltage. This services the load when conventional switching regulators with less than 100% duty cycle would fail. Dropout voltage is defined as the difference between the input and output voltages when the input is low enough for the output to drop out of regulation. Dropout depends on the MOSFET drain-to-source on-resistance, current-sense resistor, and inductor series resistance, and is proportional to the load current:

Dropout voltage = Iout × [RDS(ON) + RSENSE + RINDUCTOR]




Figure 2. Simplified Control System Block Diagram

Regulation Control Scheme

The MAX1775 has a unique operating scheme that allows PWM operation at medium and high current, with automatic switching to pulse-skipping mode at lower currents to improve light-load efficiency. Figure 2 shows a simplified block diagram.

Under medium- and heavy-load operation, the inductor current is continuous and the part operates in PWM mode. In this mode, the switching frequency is set by either the minimum on-time or the minimum off-time, depending on the duty cycle. The duty cycle is approximately the output voltage divided by the input voltage. If the duty cycle is less than 50%, the minimum on-time controls the frequency; and the frequency is approximately f $\approx 2.5 \text{MHz} \times \text{D}$, where D is the duty cycle. If the duty cycle is greater than 50%, the minimum off-time sets the frequency; and the frequency is approximately f $\approx 2.5 \text{MHz} \times (1 - D)$.

In both cases, the voltage is regulated by the error comparator. For low duty cycles (<50%), the P-channel MOSFET turns on for the minimum on-time, causing fixed-on-time operation. During the P-channel MOSFET on-time, the output voltage rises. Once the P-channel MOSFET turns off, the voltage drops to the regulation threshold, at which time another cycle is initiated. For high duty cycles (>50%), the P-channel MOSFET remains off for the minimum off-time, causing fixed off-time operation. In this case, the P-channel MOSFET remains on until the output voltage rises to the regulation threshold. Then the P-channel MOSFET turns off for the minimum off-time, initiating another cycle.

By switching between fixed on-time and fixed off-time operation, the MAX1775 can operate at high input-out-put ratios, yet still operate up to 100% duty cycle for low dropout. Note that when operating in fixed on-time, the minimum output voltage is regulated; but in fixed off-time operation, the maximum output voltage is regulated. Thus, as the input voltage drops below approximately twice the output voltage, a decrease in line regulation can be expected. The drop in voltage is approximately $V_{DROP} \approx V_{RIPPLE}$. At light output loads, the inductor current is discontinuous, causing the MAX1775 to operate at lower frequencies, reducing the MOSFET gate drive and switching losses. In discontinuous mode, under most circumstances, the on-time will be a fixed minimum of 400ns.

The MAX1775 features four separate current-limit threshold detectors and a watchdog timer for each of its step-down converters. In addition to the more common peak current detector and zero crossing detector. each converter also provides a valley current detector (IVALLEY) and a minimum current detector (IMIN). IVALLEY is used to force the inductor current to drop to a lower level after hitting peak current before allowing the Pchannel MOSFET to turn on. This is a safeguard against inductor current significantly overshooting above the peak current when the inductor discharges too slowly when VOUT/L is small. IMIN is useful in ensuring that a minimum current is built up in the inductor before turning off the P-channel MOSFET. This helps the inductor to charge the output near dropout when dl/dt is small (because (VIN - VOUT) / L is small) to avoid multiple




Figure 3. Simplified Block Diagram

pulses and low efficiency. This feature, however, is disabled during dropout and light-load conditions where the inductor current may take too long to reach the IMIN value. A watchdog timer overrides IMIN after the P-channel MOSFET has been on for longer than about 10µs.

Main Step-Down Converter

The main step-down converter features adjustable +1.25V to +5.5V output, delivering over 2A from a +2.7V to +28V input (see *Setting the Output Voltages*). The use of external MOSFETs and a current-sense resistor maximizes design flexibility. The MAX1775 offers a synchronous rectifier MOSFET driver that improves efficiency by eliminating losses through a diode. The two MOSFET drive outputs, PDRV and NDRV, control these external MOSFETs. The output swing of these outputs is limited to reduce power con-

sumption by limiting the amount of injected gate charge (see *Internal Linear Regulators*). The main current limit is sensed through a small sense resistor at the <u>converter output</u> (see *Setting the Current Limit*). Driving <u>SHDNM</u> low puts the main converter in a low-power shutdown mode. The core regulator is still functional when the main converter is in shutdown.

Core Step-Down Converter

The core step-down converter produces a +1.0V to +5.0V output from a +2.6V to +5.5V input. The low-voltage input allows the use of internal power MOSFETs, taking advantage of their low RDS(ON), improving efficiency and reducing board space. Like the main converter, the core regulator makes use of an N-channel MOSFET synchronous rectifier, improving efficiency and eliminating the need for an external Schottky diode. Current sensing is internal to the device, eliminating the need for an external sense resistor. The maximum and minimum current limits are sensed through the P-channel MOSFET, while the valley current and zero crossing current are sensed through the N-channel MOSFET. The core output voltage is measured at FBC through a resistive voltagedivider. This divider can be adjusted to set the output voltage level (see Setting the Output Voltages). The core input can be supplied from the main regulator or an external supply that does not exceed +5.5V (see High-Voltage Configuration and Low-Voltage Configuration). The core converter can be shut down independent of the main converter by driving SHDNC low. If the main converter output is supplying power to the core and is shut down, SHDNM controls both outputs. Figure 3 is a simplified block diagram.

Internal Linear Regulators

There are two linear regulators internal to the MAX1775. A high-voltage linear regulator accepts inputs up to +28V, reducing it to +2.8V at CVL to provide power to the MAX1775. Once the voltage at CS- reaches +2.47V, CVL is switched to CS, allowing it to be driven from the main converter, improving efficiency. CVL supplies the internal bias to the IC and power for the NDRV gate driver.

The CVH regulator provides the low-side voltage for the main regulator's PDRV output. The voltage at CVH is regulated at 4.3V below V_{IN} to limit the voltage swing on PDRV, reducing gate charge and improving efficiency (Figure 3).

Reference

The MAX1775 has an accurate internally trimmed +1.25V reference at REF. REF can source no more than 50µA. Bypass REF to GND with a 0.22µF capacitor.

___ /N/XI/N




Figure 4. High Input Voltage Cascaded Configuration

Design Procedure

Low-Voltage Configuration

To improve efficiency and conserve board space, the core regulator operates from low input voltages, taking advantage of internal low-voltage, low-on-resistance MOSFETs. When the input voltage remains below 5.5V, run the core converter directly from the input by connecting INC to IN (Figure 1). This configuration takes advantage of the core's low-voltage design and improves efficiency.

High-Voltage Configuration

For input voltages greater than 5.5V, cascade the main and core converters by connecting INC to the main output voltage. In this configuration (Figure 4), the core converter is powered from the main output. Ensure that the main output can simultaneously supply its load and the core input current. In this configuration, the main output voltage must be set above the 2.6V minimum input voltage of the core converter.

Setting the Output Voltages

The main output voltage may be set from +1.25V and +5.5V with two external resistors connected as a volt-

age-divider to FBM (Figure 1). Resistor values can be calculated by the following equation:

$$R2 = R3 \times [(V_{OUTM} / V_{FBM}) - 1]$$

where V_{FBM} = +1.25V. Choose R3 to be 40k Ω or less.

The core regulator output is adjustable from +1.0V to +5.0V through two external resistors connected as a voltage-divider to FBC (Figure 1). Resistor values can be calculated through the following equation:

$$R4 = R5 \times [(VOUTC / VFBC) - 1]$$

where V_{FBC} = +1.0V. Choose R5 to be $30k\Omega$ or less.

Setting the Current Limit

The main regulator current limit is set externally through a small current-sense resistor, R1 (Figure 1). The value of R1 can be calculated by the following equation:

$$R1 = \frac{V_{CLM}}{\left(1.3 I_{OUT}\right)}$$

where $V_{CLM} = 80 \text{mV}$ is the current-sense threshold, and I_{OUT} is the current delivered to the output. The core converter current limit is set internally and cannot be modified.

Careful layout of the current-sense signal traces is imperative. Place R1 as close to the MAX1775 as possible. The two traces should have matching length and width, be as far as possible from noisy switching signals, and be close together to improve noise rejection. These traces should be used for current-sense signal routing only and should not carry any load current. Refer to the MAX1775 Evaluation Kit for layout examples.

Inductor Selection

The essential parameters for inductor selection are inductance and current rating. The MAX1775 operates with a wide range of inductance values.

Calculate the inductance value for either core or main, L_{MIN}:

where Tonmin is typically 400ns, and Iripple is the continuous conduction ripple current. In continuous conduction, Iripple should be chosen to be 30% of the maximum load current. With high inductor values, the MAX1775 begins continuous-conduction operation at a lower fraction of full load (see *Detailed Description*).

The inductor's saturation current must be greater than the peak switching current to prevent core saturation. Saturation occurs when the inductor's magnetic flux density reaches the maximum level the core can support, and inductance starts to fall. The inductor heating current rating must be greater than the maximum load current to prevent overheating. For optimum efficiency, the inductor series resistance should be less than the current-sense resistance.

Capacitor Selection

Choose output filter capacitors to service the output ripple current with acceptable voltage ripple. ESR in the output capacitor is a major contributor to output ripple. For the main converter, low-ESR capacitors such as polymer, ceramic, or even tantalum are recommended. For the core converter, choosing a low-ESR tantalum capacitor with enough ESR to generate about 1% ripple voltage across the output is helpful in ensuring stability.

Voltage ripple is the sum of contributions from ESR and the capacitor value:

VRIPPLE ≈ VRIPPLE, ESR + VRIPPLE, C

For tantalum capacitors, the ripple is determined mostly by the ESR. Voltage ripple due to ESR is:

 $V_{RIPPLE,ESR} \approx R_{ESR} \times I_{RIPPLE}$

For ceramic capacitors, the ripple is mostly due to the capacitance. The ripple due to the capacitance is approximately:

VRIPPLE.C ≈ L IRIPPLE² / 2COUTVOUT

where V_{OUT} is the average output voltage. From this equation, estimate the output capacitor values for given voltage ripple as follows:

 $COUT = 1/2 \times L | RIPPLE^2 / (VRIPPLE, COUT \times VOUT) |$

This equation is suitable for initial capacitor selection. Final values should be set by testing a prototype or evaluation kit. When using tantalum capacitors, use good soldering practices to prevent excessive heat from damaging the devices and increasing their ESR. Also, ensure that the tantalum capacitors' surge-current ratings exceed the startup inrush and peak switching currents.

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple at IN, caused by the circuit's switching. Use a low-ESR capacitor. Two smaller-value low-ESR capacitors can be connected in parallel if necessary. Choose input capacitors with working voltage ratings higher than the maximum input voltage. Typically 4µF of input capacitance for every 1A of load current is sufficient. More capacitance may improve battery life and noise immunity.

Place a surface-mount ceramic capacitor at IN very close to the source of the high-side P-channel MOSFET. This capacitor bypasses the MAX1775, minimizing the effects of spikes and ringing on the MAX1775's operation.

Bypass REF with $0.22\mu F$ or greater. Place this capacitor within 0.2in (5mm) of the IC, next to REF, with a direct trace to GND.

MOSFET Selection

The MAX1775 drives an external enhancement-mode P-channel MOSFET and a synchronous-rectifier N-channel MOSFET. When selecting the MOSFETs, important parameters to consider are on-resistance (RDS(ON)), maximum drain-to-source voltage (VDS(MAX)), maximum gate-to-source voltage (VGS(MAX)), and minimum threshold voltage (VTH(MIN)).

MAX1775

Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers

_Chip Information

Package Information

PROCESS: BiCMOS

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
16 QSOP	E16-5	<u>21-0055</u>

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
2	4/09	Corrected R1 resistor value in Figure 4 and other style errors	1, 3, 5, 13, 14

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

 $\underline{\mathsf{MAX1775EEE+}} \ \ \underline{\mathsf{MAX1775EEE}} \ \ \underline{\mathsf{MAX1775EEE+T}} \ \ \underline{\mathsf{MAX1775EEE+T}}$