











TS3USB3200

SCDS333B -JUNE 2012-REVISED JULY 2016

TS3USB3200 SPDT USB 2.0 High-Speed (480 Mbps) and Mobile High-Definition Link (MHL) or Mobility Display Port (MyDP) Switch With additional SPDT ID Select Switch and Flexible Power Control

Features

V_{CC} Range: 2.7 V to 4.3 V

Mobile High-Definition Link (MHL) or Mobility Display Port (MyDP) Switch

Bandwidth (–3 dB): 5.5 GHz

Ron (Typical): 5.7 Ω Con (Typical): 2.5 pF

USB Switch

Bandwidth (–3 dB): 5.5 GHz

 Ron (Typical): 4.6 Ω Con (Typical): 2.5 pF

Current Consumption: 40 µA Typical

Special Features

 Flexible Power Control: Device Can be Powered by V_{BUS} Without V_{CC} or by V_{CC} Alone

I_{OFF} Protection Prevents Current Leakage in Powered-Down State (V_{CC} and $V_{BUS} = 0 V$)

- 1.8-V Compatible Control Inputs (SEL1, SEL2, and PSEL)

 Overvoltage Tolerance (OVT) on All I/O Pins up to 5.5 V Without External Components

ESD Performance:


3.5-kV Human-Body Model (A114B, Class II)

1-kV Charged Device Model (C101)

Package:

16-Pin UQFN Package (2.6 × 1.8 mm, 0.4-mm Pitch)

Switch Diagram



2 Applications

- **USB 2.0 Applications**
- Mobile High-Definition Link (MHL) Applications
- Mobility Display Port (MyDP) Applications
- Mobile Phones

Description

The TS3USB3200 is a differential single-pole, double throw (SPDT) multiplexer that includes a high-speed Mobile High-Definition Link (MHL) or Mobility Display Port (MyDP) switch and a USB 2.0 High-Speed (480 Mbps) switch in the same package. Additionally included is a single-pole, double throw (SPDT) USB/MHL or MyDP ID switch for easy information control. These configurations allow the system designer to use a common USB or Mico-USB connector for both MHL/MyDP video signals and USB

The TS3USB3200 has a V_{CC} range of 2.7 V to 4.3 V and also has the option to be powered by V_{RUS} without V_{CC}. The device supports a overvoltage tolerance (OVT) feature which allows the I/O pins to withstand overvoltage conditions (up to 5.5 V). The power-off protection feature forces all I/O pins to be in high impedance mode when power is not present. This allows full isolation of the signals lines without excessive leakage current. The select pins of TS3USB3200 are compatible with 1.8-V control voltage, allowing them to be directly interfaced with the General Purpose I/O (GPIO) from a mobile processor.

The TS3USB3200 comes with a small 16-pin UQFN package (2.6 mm x 1.8 mm in size), which makes it a perfect candidate for mobile applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TS3USB3200	UQFN (16)	2.60 mm × 1.80 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1	Features 1		7.3 Feature Description	9
2	Applications 1		7.4 Device Functional Modes	. 10
3	Description 1	8	Application and Implementation	. 11
4	Revision History2		8.1 Application Information	. 11
5	Pin Configuration and Functions		8.2 Typical Applications	. 11
6	Specifications4	9	Power Supply Recommendations	13
•	6.1 Absolute Maximum Ratings	10	Layout	14
	6.2 ESD Ratings		10.1 Layout Guidelines	. 14
	6.3 Recommended Operating Conditions		10.2 Layout Example	. 15
	6.4 Thermal Information	11	Device and Documentation Support	16
	6.5 Electrical Characteristics		11.1 Receiving Notification of Documentation Updates	
	6.6 Dynamic Characteristics		11.2 Community Resources	. 16
	6.7 Typical Characteristics		11.3 Trademarks	. 16
7	Detailed Description9		11.4 Electrostatic Discharge Caution	
•	7.1 Overview		11.5 Glossary	
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision A (July 2013) to Revision B	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	
•	Removed Ordering Information table, see POA at the end of the data sheet	1
<u>.</u>	Changed Thermal Information table	4
CI	hanges from Original (June 2012) to Revision A	Page
•	Added Mobility Display Port (MyDP) option functionality.	1
•	Changed V _{I/O} MIN value from -0.3 to -0.5	4
	Undated Typical Application diagrams	11



5 Pin Configuration and Functions



Pin Functions

PIN		TVDE	DESCRIPTION		
NO.	NAME	TYPE	DESCRIPTION		
1	GND	Ground	Ground		
2	D+	I/O	Data Signal Path (Differential +)		
3	D-	I/O	Data Signal Path (Differential –)		
4	PSEL	Input	Power Source Select Line		
5	SEL1	Input	Control Input Select Line 1		
6	USB-	I/O	USB Data Signal Path (Differential –)		
7	USB+	I/O	USB Data Signal Path (Differential +)		
8	GND	Ground	Ground		
9	SEL2	Input	Control Input Select Line 2		
10	MHL-	I/O	MHL Data Signal Path (Differential-)		
11	MHL+	I/O	MHL Data Signal Path (Differential +)		
12	ID_USB	I/O	ID Signal Path for USB		
13	ID_MHL	I/O	ID Signal Path for MHL		
14	ID_COM	I/O	ID Common Signal Path		
15	V _{BUS}	Power	Alternative Device Power		
16	V _{CC}	Power	Power supply		

Copyright © 2012–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
V _{CC} ,V _{BUS}	Supply voltage (3)		-0.3	5.5	V
V _{I/O}	Input/Output DC voltage (3)		-0.5	5.5	V
I _K	Input/Output port diode current	V _{I/O} < 0	-50		mA
VI	Digital input voltage range (SEL1, S	EL2, PSEL)	-0.3	5.5	V
I _{IK}	Digital logic input clamp current ⁽³⁾	V _I < 0	-50		mA
I _{CC}	Continuous current through V _{CC}			100	mA
I_{GND}	Continuous current through GND		-100		mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3500	V	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	4.3	V
V _{BUS}	V _{BUS} Supply voltage	4.3	5.5	V
V _{I/O (USB)} V _{I/O (ID)}	Analog voltage for USB and ID signal path	0	3.6	V
V _{I/O (MHL)}	Analog voltage for MHL signal path	1.6	3.4	V
VI	Digital input voltage (SEL1, SEL2, PSEL)	0	V_{CC}	V
T _{RAMP (VCC)}	Power supply ramp time requirement (V _{CC})	100	1000	μs/V
T _{RAMP} (VBUS)	Power supply ramp time requirement (V _{BUS})	100	1000	μs/V
T _A	Operating free-air temperature	-40	85	٥С

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	RSV (UQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	109.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	1	°C/W
ΨЈВ	Junction-to-board characterization parameter	49.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



6.5 Electrical Characteristics

 $T_A = -40^{\circ}C$ to 85°C, Typical values are at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}C$, (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
MHL SWITC	Н						
R _{ON}	ON-state resistance	V _{CC} = 2.7 V	$V_{I/O} = 1.6 \text{ V}, I_{ON} = -8 \text{ mA}$		5.7		Ω
ΔR_{ON}	ON-state resistance match between + and – paths	V _{CC} = 2.7 V	V _{I/O} = 1.6 V, I _{ON} = -8 mA		0.4		Ω
R _{ON (FLAT)}	ON-state resistance flatness	V _{CC} = 2.7 V	$V_{I/O} = 1.6 \text{ V to } 3.4 \text{ V, } I_{ON} = -8 \text{ mA}$		1		Ω
l _{OZ}	OFF leakage current	V _{CC} = 4.3 V	Switch OFF, $V_{MHL+/MHL-} = 1.6 \text{ V}$ to 3.4 V, $V_{D+/D-} = 0 \text{ V}$	-2		2	μA
I _{OFF}	Power-off leakage current	V _{CC} = 0 V	Switch ON or OFF, $V_{MHL+/MHL-} = 1.6 \text{ V}$ to 3.4 V, $V_{D+/D-} = NC$	-10		10	μA
I _{ON}	ON leakage current	V _{CC} = 4.3 V	Switch ON, $V_{MHL+/MHL-} = 1.6 \text{ V}$ to 3.4 V, $V_{D+/D-} = \text{NC}$	-2		2	μΑ
USB SWITC	Н	•	•			•	
R _{ON}	ON-state resistance	V _{CC} = 2.7 V	$V_{I/O} = 0.4 \text{ V}, I_{ON} = -8 \text{ mA}$		4.6		Ω
ΔR_{ON}	ON-state resistance match between + and – paths	V _{CC} = 2.7 V	V _{I/O} = 0.4 V, I _{ON} = -8 mA		0.4		Ω
R _{ON (FLAT)}	ON-state resistance flatness	V _{CC} = 2.7 V	$V_{I/O} = 0 \text{ V to } 0.4 \text{ V}, I_{ON} = -8 \text{ mA}$		1		Ω
l _{OZ}	OFF leakage current	V _{CC} = 4.3 V	Switch OFF, $V_{USB+/USB-} = 0 \text{ V}$ to 4.3 V, $V_{D+/D-} = 0 \text{ V}$	-2		2	μΑ
I _{OFF}	Power-off leakage current	V _{CC} = 0 V	Switch ON or OFF, $V_{USB+/USB-} = 0 \text{ V}$ to 4.3 V, $V_{D+/D-} = NC$	-10		10	μA
I _{ON}	ON leakage current	V _{CC} = 4.3 V	Switch ON, $V_{USB+/USB-} = 0$ V to 4.3 V, $V_{D+/D-} = NC$	-2		2	μΑ
ID SWITCH							
R _{ON}	ON-state resistance	V _{CC} = 2.7 V	$V_{I/O} = 3.3 \text{ V}, I_{ON} = -8 \text{ mA}$		6.5		Ω
ΔR_{ON}	ON-state resistance match between + and – paths	V _{CC} = 2.7 V	$V_{I/O} = 3.3 \text{ V}, I_{ON} = -8 \text{ mA}$		0.4		Ω
l _{oz}	OFF leakage current	V _{CC} = 4.3 V	Switch OFF, V _{ID_MHL/ID_USB} = 0 V to 4.3 V, V _{ID_COM} = 0 V	-1		1	μΑ
I _{OFF}	Power-off leakage current	V _{CC} = 0 V	Switch ON or OFF, V _{ID_MHL/ID_USB} = 0 V to 4.3 V, V _{ID_COM} = NC	-10		10	μΑ
I _{ON}	ON leakage current	V _{CC} = 4.3 V	Switch ON, $V_{ID_MHL/ID_USB} = 0 \text{ V to } 4.3 \text{ V},$ $V_{ID_COM} = 0 \text{ V}$	-1		1	μA
DIGITAL CO	NTROL INPUTS (SEL1, SEL2, PS	EL)					-
V_{IH}	Input logic high	V _{CC} = 2.7 V to 4	.3 V	1.3			V
V _{IL}	Input logic low	V _{CC} = 2.7 V to 4	.3 V			0.6	V
I _{IN}	Input leakage current	$V_{CC} = 4.3 \text{ V}, V_{1/C}$	₀ = 0 V to 4.3 V, V _{IN} = 0 V to 2 V	-10		10	μΑ

6.6 Dynamic Characteristics

 $T_A = -40$ °C to 85 °C, Typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT	
MHL ⁽¹⁾ /USE	MHL ⁽¹⁾ /USB/ ID SWITCH					
t _{pd}	Propagation Delay	$R_L = 50 \Omega$, $C_L = 5 pF$	V _{CC} = 2.7 V to 4.3 V	0.1		ns
t _{ON}	Turnon time	$R_L = 50 \Omega$, $C_L = 5 pF$	V _{CC} = 2.7 V to 4.3 V		400	ns
t _{OFF}	Turnoff time	$R_L = 50 \ \Omega, \ C_L = 5 \ pF$	V _{CC} = 2.7 V to 4.3 V		400	ns
t _{SK(P)}	Skew of opposite transitions of same output	V _{CC} = 2.7 V or 3.3V	V _{CC} = 2.7 V to 4.3 V	0.1	0.2	ns
C _{ON(MHL)}	MHL path ON capacitance	$V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$	Switch ON	1.6		pF
C _{ON(USB)}	USB path ON capacitance	$V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$	Switch ON	1.4		pF
C _{OFF(MHL)}	MHL path OFF capacitance	$V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$	Switch OFF	1.4		pF
C _{OFF(USB)}	USB path OFF capacitance	$V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$	Switch OFF	1.6		pF
C _I	Digital input capacitance	$V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ or } 2\text{V}$		2.2		pF

(1) Specified by Design




Dynamic Characteristics (continued)

 $T_A = -40$ °C to 85 °C, Typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
O _{ISO}	OFF Isolation	V_{CC} = 2.7 V to 4.3 V, R_L = 50 Ω , f = 240 MHz	Switch OFF		-37		dB
X _{TALK}	Crosstalk	$V_{\rm CC}$ = 2.7 V to 4.3 V, $R_{\rm L}$ = 50 Ω , f = 240 MHz		-37		dB	
BW _(MHL)	MHL path -3-dB bandwidth	V_{CC} = 2.7 V to 4.3 V, R_L = 50 Ω	Switch ON		5.5		GHz
BW _(USB)	USB path -3-dB bandwidth	V_{CC} = 2.7 V to 4.3 V, R_L = 50 Ω	Switch ON		5.5		GHz
BW _(ID)	ID path -3-dB bandwidth	V_{CC} = 2.7 V to 4.3 V, R_L = 50 Ω	Switch ON		4		GHz
SUPPLY							
V _{BUS}	V _{BUS} Power supply voltage			4.3		5.5	V
V _{CC}	Power supply voltage			2.7		4.3	V
I _{cc}	Positive supply current	$V_{CC} = 4.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, V_{I/O} = 0 \text{ V}$	Switch ON or OFF		40	70	μΑ
I _{CC, VBUS}	Positive supply current (V _{BUS} mode)	V_{CC} = 0 V, V_{BUS} = 5.5 V, V_{IN} = V_{CC} or GND, $V_{I/O}$ = 0 V	Switch ON or OFF			50	μΑ




6.7 Typical Characteristics





Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The TS3USB3200 supports high-speed Mobile High-Definition Link (MHL) or Mobility Display Port (MyDP) switching, as well as USB 2.0 High-Speed (480 Mbps) switching in the same package. An additional integrated ID switch is also included to support USB/MHL or MyDP ID for easy information control. These configurations allow the system designer to use a common USB or Mico-USB connector to support both MHL/MyDP video signals and USB data.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Flexible Power Control

Device can be powered by V_{BUS} or by V_{CC} . This allows the device to run off a 4.3-V battery voltage or 5 V from an external USB device. If both a battery and external USB device are supplying voltage on the V_{CC} and V_{BUS} pins the PSEL can be used to select which power supply is used to save battery power.

7.3.2 I_{OFF} Protection Prevents Current Leakage in Powered Down State (V_{CC} and V_{BUS}= 0 V)

When there is no power supplied to the IC, all of the I/O signal paths are placed in a high impedance state, which isolates the data paths when they are not being used.

7.3.3 1.8-V Compatible Control Inputs (SEL1, SEL2, and PSEL)

The TS3USB3200 logic control input pins can operate with 1.8-V logic since the V_{IH} minimum for the SEL1, SEL2, and PSEL is 1.3 V.

Copyright © 2012–2016, Texas Instruments Incorporated



7.4 Device Functional Modes

The TS3USB32000 device can select which power supply pin V_{CC} or V_{BUS} will power the device when voltages are present on both pins.

Table 1. Function Table (Power Source)

V _{CC}	V _{BUS}	PSEL ⁽¹⁾	POWER SOURCE
L	L	X	No Power. All I/O in High-Z
L	Н	X	V _{BUS}
Н	L	Х	V _{cc}
Н	Н	L	V _{cc}
Н	Н	Н	V _{BUS}

(1) The PSEL pin has 6-M Ω weak pulldown resistor to GND to make its default value to be LOW.

Table 2. Function Table (Signal and ID Select)

SEL1 ⁽¹⁾	SEL2 ⁽¹⁾	CONNECTION	High-Z			
L	L	D+/D- to USB+/USB-, ID_COM to ID_USB	MHL+/MHL-, ID_MHL			
L	Н	D+/D- to USB+/USB-, ID_COM to ID_MHL	MHL+/MHL-, ID_USB			
Н	L	D+/D- to MHL+/MHL-, ID_COM to ID_USB	USB+/USB-, ID_MHL			
Н	Н	D+/D- to MHL+/MHL-, ID_COM to ID_MHL	USB+/USB-, ID_USB			

(1) The SEL1 and SEL2 pins have 6-M Ω weak pulldown resistor to GND to make their default value to be L ΩW



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

For Mobility Display Port Applications (MyDP) the signal voltage must be biased to ensure that the signal never exceeds the *Recommended Operating Conditions* for the TS3USB3200. Namely the $V_{I/O}$ must never operate outside the range of 0 V to 3.6 V.

The control pins (SEL1 and SEL2) have built-in 6-M Ω pulldown resistors to ensure the USB paths are enabled for TS3USB3200 and allow connectivity to the TSU5611 USB accessory switch.

8.2 Typical Applications

8.2.1 TS3USB3200 Configured to be Powered by VBUS Through the MicroUSB Connector

During manufacturing test when battery power is not available, the TS3USB3200 can be configured, as shown in Figure 10, to be powered by VBUS through the microUSB connector.




Figure 10. Typical Application Schematic Powered by VBUS

8.2.1.1 Design Requirements

Design requirements of the MHL and USB 1.0,1.1, and 2.0 standards must be followed. The TS3USB3200 has internal 6-M Ω pulldown resistors on SEL and OE, so no external resistors are required on the logic pins. The internal pulldown resistor on SEL ensures the USB channel is selected by default. The internal pulldown resistor on $\overline{\text{OE}}$ enables the switch when power is applied to VCC.

Copyright © 2012–2016, Texas Instruments Incorporated




Typical Applications (continued)

8.2.1.2 Detailed Design Procedure


The TS3USB3200 can be properly operated without any external components. However, TI recommends that unused pins must be connected to ground through a $50-\Omega$ resistor to prevent signal reflections back into the device.

8.2.1.3 Application Curves





Typical Applications (continued)



8.2.2 TS3USB3200 Powered by Mobile Device's Standalone Battery

The TS3USB3200 can also be powered by the mobile device's standalone battery. Figure 19 shows a typical implementation. The VBUS pin of the TS3USB3200 can simply be grounded under such conditions.




Figure 19. Typical Application Schematic Powered by Mobile Devices

8.2.2.1 Design Requirements

The TS3USB3200 can be properly operated without any external components. However, TI recommends that unused pins must be connected to ground through a $50-\Omega$ resistor to prevent signal reflections back into the device.

8.2.2.2 Detailed Design Procedure

The VBUS pin of the TS3USB3200 can simply be grounded under such conditions.

9 Power Supply Recommendations

Power to the device is supplied through the VCC pin and must follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close to the supply pin VCC as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

Copyright © 2012–2016, Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

Place supply bypass capacitors as close to VCC pin as possible and avoid placing the bypass capacitors near the D+/D- traces.

The high-speed D+/D- must match and be no more than 4 inches long; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In layout, the impedance of D+ and D- traces must match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub must be less than 200 mm.

Route all high-speed USB signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed-circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in Figure 20.




Figure 20. Four-Layer Board Stack-Up

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.



10.2 Layout Example




Figure 21. TS3USB3200 Layout Example

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS3USB32008RSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTV	Samples
TS3USB3200RSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTO	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB3200RSVR	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device Package T		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TS3USB3200RSVR	UQFN	RSV	16	3000	203.0	203.0	35.0	



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated