

**Ordering Information:** See [page 30.](#page-29-0)

**Si5321 Si5321**

Bottom

# **SONET/SDH PRECISION CLOCK MULTIPLIER IC**

Digital hold for loss-of-input clock ■ Support for 255/238 (15/14).

Loss-of-signal alarm output

Backwards compatible with Si5320

Small size (9 x 9 mm)

255/237 (85/79), and 66/64 FEC scaling (ITU-T G.709 and IEEE 802.3ae)

#### **Features**

- Ultra-low jitter clock output with jitter generation as low as  $0.3$  ps $_{RMS}$
- No external components (other than a resistor and bypassing)
- Input clock ranges at 19, 39, 78, 155, 311, or 622 MHz ■ Selectable loop bandwidth
- Output clock ranges at 19, 39, 78, 155, 311, 622, 1244, or 2488 MHz
- Maximum range includes 693 MHz for 10 GbE FEC support

#### **Applications**

- SONET/SDH line/port cards
- Terabit routers

Core switches

Low power

Digital cross connects

#### **Description**

The Si5321 is a precision clock multiplier that exceeds the requirements of high-speed communication systems, including OC-192/OC-48 and 10 Gigabit Ethernet. This device phase locks to an input clock in the 19, 39, 78, 155, 311 or 622 MHz frequency range and generates a frequency-multiplied clock output that can be configured for operation in the 19, 39, 78, 155, 622, 1244, or 2488 MHz frequency range. Silicon Laboratories DSPLL<sup>®</sup> technology provides PLL functionality with unparalleled performance. It eliminates external loop filter components, provides programmable loop parameters, and simplifies design. FEC rates are supported by selectable forward and reverse 255/ 238 (15/14), 255/237 (85/79), and 66/64 (33/32) conversion factors. The ITU-T G.709 255/237 rate and the IEEE 802.3ae 66/64 rate are supported when using a 155 MHz or higher rate input clock. The performance and integration of Silicon Laboratories' Si5321 clock IC provides high-level support of the latest specifications and systems. It operates from a single 3.3 V supply.

#### **Functional Block Diagram**





# **TABLE OF CONTENTS**

# **SECTION PAGE**





# <span id="page-3-0"></span>**1. Electrical Specifications**

#### **Table 1. Recommended Operating Conditions**



<span id="page-3-1"></span>**Notes:**

**1.** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated.

<span id="page-3-2"></span>**2.** The Si5321 is guaranteed by design to operate at –40° C. All electrical specifications are guaranteed for an ambient temperature of –20 to 85° C.

<span id="page-3-3"></span>**3.** The Si5321 specifications are guaranteed when using the recommended application circuit (including component tolerance) of [Figure 5 on page 16.](#page-15-0)





A. Operation with Single-Ended Clock Input\*

Note: W hen using single-ended clock sources, the unused clock input on the Si5321 must be ac-coupled to ground.



B. Operation with Differential Clock Input

<span id="page-4-0"></span>Note: Transmission line termination, when required, must be provided externally.

**Figure 1. CLKIN Voltage Characteristics**



**Figure 2. Rise/Fall Time Measurement**

<span id="page-4-1"></span>

**Figure 3. Transitionless Period on CLKIN for Detecting a LOS Condition**

<span id="page-4-2"></span>

# <span id="page-5-0"></span>Table 2. DC Characteristics, V<sub>DD</sub> = 3.3 V

 $(V_{DD33} = 3.3 V \pm 5\%, T_A = -20 \text{ to } 85 \text{ °C})$ 



**Notes:**

**1.** The Si5321 device provides weak 1.5 V internal biasing that enables ac-coupled operation.

**2.** Clock inputs may be driven differentially or single-endedly. When driven single-endedly, the unused input should be accoupled to ground.

**3.** Transmission line termination, when required, must be provided externally.

4. Although the Si5321 device can operate with input clock swings as high as 1500 mV<sub>PP</sub>, Silicon Laboratories recommends maintaining the input clock amplitude below 500 mV $_{PP}$  for optimal performance.



# <span id="page-6-0"></span>**Table 3. AC Characteristics**

 $(V_{DD33} = 3.3 V \pm 5\%, T_A = -20 \text{ to } 85 \text{ °C})$ 





#### **Table 3. AC Characteristics (Continued)**

 $(V_{DD33} = 3.3 V \pm 5\%, T_A = -20 \text{ to } 85 \text{ °C})$ 





#### **Table 3. AC Characteristics (Continued)**

 $(V_{DD33} = 3.3 V \pm 5\%, T_A = -20 \text{ to } 85 \text{ °C})$ 





<span id="page-9-0"></span> $(V_{DD33} = 3.3 V \pm 5\%, TA = -20 \text{ to } 85 \text{ °C})$ 



**Notes:**

**1.** Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

**2.** For reliable device operation, temperature gradients should be limited to 10 °C/min.

**3.** Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/µs unit is used here since the maximum phase transient magnitude for the Si5321 (tPT\_MTIE) never reaches one nanosecond.



 $(V_{DD33} = 3.3 V \pm 5\%, TA = -20$  to 85 °C)



**Notes:**

**1.** Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

**2.** For reliable device operation, temperature gradients should be limited to 10 °C/min.

**3.** Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/us unit is used here since the maximum phase transient magnitude for the Si5321 (tPT\_MTIE) never reaches one nanosecond.



 $(V_{DD33} = 3.3 V \pm 5\%, TA = -20$  to 85 °C)



**Notes:**

**1.** Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

**2.** For reliable device operation, temperature gradients should be limited to 10 °C/min.

**3.** Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/µs unit is used here since the maximum phase transient magnitude for the Si5321 (tPT\_MTIE) never reaches one nanosecond.



 $(V_{DD33} = 3.3 V \pm 5\%, TA = -20$  to 85 °C)



**Notes:**

**1.** Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

**2.** For reliable device operation, temperature gradients should be limited to 10 °C/min.

**3.** Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/us unit is used here since the maximum phase transient magnitude for the Si5321 (tPT\_MTIE) never reaches one nanosecond.



 $(V_{DD33} = 3.3 V \pm 5\%, TA = -20$  to 85 °C)



**Notes:**

**1.** Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

**2.** For reliable device operation, temperature gradients should be limited to 10 °C/min.

**3.** Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/µs unit is used here since the maximum phase transient magnitude for the Si5321 (tPT\_MTIE) never reaches one nanosecond.



#### **Table 5. Absolute Maximum Ratings**



**Note:** Permanent device damage may occur if the Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### <span id="page-14-1"></span>**Table 6. Thermal Characteristics**





<span id="page-14-0"></span>**Figure 4. Typical Si5321 Phase Noise (CLKIN = 155.52 MHz, CLKOUT = 622.08 MHz, and Loop BW = 800 Hz)**





<span id="page-15-0"></span>**Figure 5. Si5321 Typical Application Circuit (3.3 V Supply)**



# <span id="page-16-0"></span>**2. Functional Description**

The Si5321 is a high-performance precision clock multiplication and clock generation device. This device accepts a clock input in the 19, 39, 78, 155, 311, or 622 MHz range, attenuates significant amounts of jitter, and multiplies the input clock frequency to generate a clock output in the 19, 39, 78, 155, 311, 622, 1250, or 2500 MHz range. Additional forward or reverse clock rate scaling by a factor of 255/238, 255/237, or 66/64 is provided. This allows systems to easily provide clocks that are scaled for forward error correction (FEC) rates. The 255/238 and 255/237 factors support the ITU-T G.709 requirements for optical transport unit (OTU) OC-48 and OC-192 rates. The 66/64 factor allows conversion between XSBI and 10 GbE Base R rates.

Typical applications for the Si5321 in SONET/SDH systems are generation and/or cleaning of 19.44, 38.88, 77.76, 155.52, 311.04, 622.08, 1244.16, or 2488.32 MHz clocks from 19.44, 38.88, 77.76, 155.52, 311.04, or 622.08 MHz clock sources.

The Si5321 employs Silicon Laboratories DSPLL<sup>®</sup> technology to provide excellent jitter performance while minimizing the external component count and maximizing flexibility and ease of use. The Si5321 DSPLL phase locks to the input clock signal, attenuates jitter, and multiplies the clock frequency to generate the device's SONET/SDH-compliant clock output. The DSPLL loop bandwidth is user selectable, allowing Si5321 jitter performance optimization for different applications. The Si5321 can produce a clock output with jitter generation as low as  $0.3 \text{ ps}_{\text{RMS}}$  (see [Table 4](#page-9-0) [on page 10](#page-9-0)), making the device an ideal solution for clock multiplication in SONET/SDH (including OC-48, OC-192, and OC768), Gigabit Ethernet, and 10 GbE systems.

The Si5321 monitors the clock input signal for loss-ofsignal and provides a loss-of-signal (LOS) alarm when it detects missing pulses. The Si5321 provides a digital hold capability that allows the device to continue generation of a stable output clock when the input reference is lost.

# <span id="page-16-1"></span>**2.1. DSPLL®**

The Si5321's phase-locked loop (PLL) uses Silicon Laboratories' DSPLL technology to eliminate jitter, noise, and the need for external loop filter components found in traditional PLL implementations. This is achieved by using a digital signal processing (DSP) algorithm to replace the loop filter commonly found in analog PLL designs. This algorithm processes the phase detector error term and generates a digital control value to adjust the frequency of the voltage-

controlled oscillator (VCO). The technology produces low phase noise clocks with less jitter than is generated using traditional methods. See [Figure 4](#page-14-0) for an example phase noise plot. In addition, because external loop filter components are not required, sensitive noise entry points are eliminated thus making the DSPLL less susceptible to board-level noise sources. This digital technology also provides highly-stable and consistent operation over all process, temperature, and voltage variations. The benefits are smaller, lower power, cleaner, reliable, and easy-to-use clock circuits.

#### **2.1.1. Selectable Loop Filter Bandwidth**

The digital characteristics of the DSPLL loop filter allow control of the loop filter parameters without the need to change external components. The Si5321 provides the user with up to eight user-selectable loop bandwidth settings for different system requirements. The base loop bandwidth is selected using the BWSEL[1:0] pins along with BWBOOST = 0 pins. When the BWBOOST is driven high, the bandwidth selected on the BWSEL[1:0] pins is doubled. (See [Table 7.](#page-17-2))

When the BWBOOST pin is asserted, the Si5321 shows improved jitter generation performance. The BWBOOST function is defined only when hitless recovery and FEC scaling are disabled. Therefore, when BWBOOST is high, the user must also drive FXDDELAY high and FEC[1:0] to 000 for proper operation.

#### <span id="page-16-2"></span>**2.2. Clock Input and Output Rate Selection**

The Si5321 provides a 1/32x, 1/16x, 1/8x, 1/4x, 1/2x, 1x, 2x, 4x, 8x, 16x, 32x, 64x, or 128x clock frequency multiplication function with an option for additional frequency scaling by a factor of 255/238, 238/255, 255/ 237, 237/255, 66/64, or 64/66 for FEC rate compatibility. Output rates vary in accordance with the input clock rate. The multiplication factor is configured by selecting the input and output clock frequency ranges for the device.

The Si5321 accepts an input clock in the 19, 38, 77, 155, 311, or 622 MHz frequency range. The input frequency range is selected using the INFRQSEL[2:0] pins. The INFRQSEL[2:0] settings and associated output clock rates are listed in [Table 8.](#page-17-0)

The Si5321's DSPLL phase locks to the clock input signal to generate an internal VCO frequency that is a multiple of the input clock frequency. The internal VCO frequency is divided down to produce a clock output in the 19, 39, 78, 155, 311, 622, 1250, or 2500 MHz frequency range. The clock output range is selected using the frequency select (FRQSEL[2:0]) pins. The FRQSEL[2:0] settings and associated output clock rates are given in [Table 9](#page-17-1).



# **Si5321**

The Si5321 clock input frequencies are variable within the range specified in [Table 3 on page 7](#page-6-0). The output rates are scaled accordingly. If a 19.44 MHz input clock is used, the clock output frequency is 19.44, 38.88, 77.76, 155.52 MHz, etc.

<span id="page-17-2"></span>**Table 7. Loop Bandwidth and FEC Settings**

<b>FEC</b> <b>BWSEL</b> <b>FEC</b> <b>Conversion</b> <b>BWBOOST</b> [1:0] $[2:0]$ Rate 1/1 00 000 0	<b>PLL</b> <b>Bandwidth</b> (Hz) 3200 3200
0 00 001 255/238	
0 00 010 238/255	3200
0 00 011 Reserved	
0 00 100 255/237	3200
0 00 101 237/255	3200
0 00 110 66/64	3200
0 00 111 64/66	3200
$\overline{1/1}$ 10 000 0	800
0 10 001 255/238	800
0 10 010 238/255	800
0 10 011 Reserved	
0 10 100 255/237	800
0 10 101 237/255	800
0 10 110 66/64	800
0 10 111 64/66	800
11 1/1 0 000	6400
0 11 001 255/238	6400
0 11 010 238/255	6400
0 11 011 Reserved	
0 11 100 255/237	6400
0 11 101 237/255	6400
0 11 110 66/64	6400
11 111 64/66 0	6400
$\overline{1/1}$ 1 00 0xx	6400
1 10 1/1 0xx	1600
11 1 1/1 0xx	12800
1 01 1/1 0xx	3200
0 01 000 1/1	1600
0 01 001 255/238	1600
0 01 010 238/255	1600
0 01 011 Reserved	
0 01 100 255/237	1600
0 01 101 237/255	1600
0 01 110 66/64	1600
01 111 64/66 0	1600

### <span id="page-17-0"></span>**Table 8. Nominal Clock Input Frequencies**



#### <span id="page-17-1"></span>**Table 9. Nominal Clock Output Frequencies**



#### **2.2.1. FEC Rate Conversion**

The Si5321 provides a 1/32x, 1/16x, 1/8x, 1/4x, 1/2x, 1x, 2x, 4x, 8x, 16x, 32x, 64x, or 128x clock frequency multiplication function with an option for additional forward or reverse frequency scaling by a factor of 255/ 238 (15/14), 255/237 (85/79), or 66/64 (33/32) for FEC rate conversion applications. The 255/237 and the 66/ 64 rate conversions requires the input clock rate to be in the 155 MHz or higher ranges. The multiplication factor is configured by selecting the input and output clock frequency ranges for the device. The additional frequency scaling for FEC rate conversion is selected using the FEC[2:0] control inputs.

For example, a 622.08 MHz output clock (a non-FEC rate) can be generated from a 19.44 MHz input clock (a non-FEC rate) by setting INFRQSEL[2:0] = 001 (19.44 MHz range), setting FRQSEL[2:0] = 011 (32x multiplication) and setting FEC[2:0] = 000 (no FEC scaling). A 666.51 MHz output clock (an FEC rate) can be generated from a 19.44 MHz input clock (a non-FEC rate) by setting  $INFRQSEL[2:0] = 001$  (19.44 MHz range), setting FRQSEL[2:0] = 011 (32x multiplication)



and setting FEC[2:0] = 001 (255/238 FEC scaling).

Finally, a 622.08 MHz output clock (a non-FEC rate) can be generated from a 20.83 MHz input clock (an FEC rate) by setting  $INFRQSEL[2:0] = 001$  (19.44 MHz range), setting FRQSEL[2:0] = 011 (32x multiplication) and setting FEC[2:0] = 010 (238/255 FEC scaling).

#### <span id="page-18-0"></span>**2.3. PLL Performance**

The Si5321 PLL provides extremely low jitter generation, high jitter tolerance, and a well-controlled jitter transfer function with low peaking and a high degree of jitter attenuation.

#### **2.3.1. Jitter Generation**

Jitter generation is defined as the amount of jitter produced at the output of the device with a jitter free input clock. Generated jitter arises from sources within the VCO and other PLL components. Jitter generation is a function of the PLL bandwidth setting. Higher loop bandwidth settings may result in lower jitter generation but may also result in less attenuation of jitter than might be present on the input clock signal.

#### **2.3.2. Jitter Transfer**

Jitter transfer is defined as the ratio of output signal jitter to input signal jitter for a specified jitter frequency. The jitter transfer characteristic determines the amount of input clock jitter that passes to the outputs. The DSPLL technology used in the Si5321 provides tightlycontrolled jitter transfer curves because the PLL gain parameters are determined by digital circuits that do not vary over supply voltage, process, and temperature. In a system application, a well-controlled transfer curve minimizes the output clock jitter variation from board to board and provides more consistent system level jitter performance.

The jitter transfer characteristic is a function of the BWSEL[1:0] setting. Lower bandwidth settings result in more jitter attenuation of the incoming clock but may result in higher jitter generation. [Table 4 on page 10](#page-9-0) gives the 3 dB bandwidth and peaking values for specified BWSEL settings. [Figure 6](#page-18-3) shows the jitter transfer curve mask.



<span id="page-18-3"></span>**Figure 6. PLL Jitter Transfer Mask/Template**

#### **2.3.3. Jitter Tolerance**

Jitter tolerance for the Si5321 is defined as the maximum peak-to-peak sinusoidal jitter that can be present on the incoming clock. The tolerance is a function of the jitter frequency because tolerance improves for lower input jitter frequency.



<span id="page-18-2"></span>**Figure 7. Jitter Tolerance Mask/Template**

#### <span id="page-18-1"></span>**2.4. Loss-of-Signal Alarm**

The Si5321 has loss-of-signal (LOS) circuitry that constantly monitors the CLKIN input clock for missing pulses. The LOS circuitry sets a LOS output alarm signal when missing pulses are detected.

The LOS circuitry operates as follows. Regardless of the selected input clock frequency range, the LOS circuitry divides down the input clock into the 19 MHz range. The LOS circuitry then over-samples this divided down input clock to search for extended periods of time without input clock transitions. If the LOS circuitry detects four consecutive samples of the divided down input clock that are the same state (i.e., 1111 or 0000), a LOS condition is declared; the Si5321 goes into digital hold mode, and the LOS output alarm signal is set high. The LOS sampling circuitry runs at a frequency of  $f_{O-78}$ , where  $f_{O,78}$  is the output clock frequency when the FRQSEL[2:0] pins are set to 100. [Figure 3 on page 5](#page-4-2) and [Table 3 on page 7](#page-6-0) list the minimum and maximum transitionless time periods required for declaring a LOS on the input clock  $(t<sub>LOS</sub>)$ .



Once the LOS alarm is asserted, it is held high until the input clock is validated over a time period designated by the VALTIME pin. When VALTIME is low, the validation time period is about 1 ms. When VALTIME is high, the validation time period is about 100 ms. If another LOS condition is detected on the input clock during the validation time (i.e., if another set of 1111 or 0000 samples are detected), the LOS alarm remains asserted and the validation time starts over. When the LOS alarm is finally released, the Si5321 exits digital hold mode and locks to the input clock. The LOS alarm is automatically set high at power-on and at every low-tohigh transition of the RSTN/CAL pin. In these cases, the Si5321 undergoes a self-calibration before releasing the LOS alarm and locking to the input clock.

The Si5321 also provides an output indicating the digital hold status of the device, DH\_ACTV. The Si5321 only enters the digital hold mode upon the loss of the input clock. When this occurs, the LOS alarm will also be active. Therefore, applications that require monitoring of the status of the Si5321 need only monitor the CAL\_ACTV and either the LOS or DH\_ACTV outputs to know the state of the device.

### <span id="page-19-0"></span>**2.5. Digital Hold of the PLL**

When no valid input clock is available, the Si5321 digitally holds the internal oscillator to its last frequency value. This provides a stable clock to the system until an input clock is valid again. This clock maintains stable operation in the presence of constant voltage and temperature. The frequency accuracy specifications for digital hold mode are given in [Table 4 on page 10.](#page-9-0)

#### <span id="page-19-1"></span>**2.6. Hitless Recovery from Digital Hold**

When the Si5321 device is locked to a valid input clock, a loss of the input clock switches the device to digital hold mode. When the input clock signal returns, the device performs a hitless transition from digital hold mode back to the selected input clock. That is, the device executes "phase build-out" to absorb the phase difference between the internal VCO clock operating in digital hold mode and the new/returned input clock. The maximum phase step seen at the clock output during this transition, and the maximum slope of this step, is specified in [Table 4 on page 10.](#page-9-0)

Asserting the Fixed Delay (FXDDELAY) pin disables this feature and the output clock phase and frequency locks with a known phase relationship to the input clock. Consequently, abrupt phase change on the input clock propagates through the device and the output slews at the loop bandwidth until the phase relationship is restored.



**Figure 8. Recovery from Digital Hold**

# <span id="page-19-4"></span><span id="page-19-2"></span>**2.7. Reset**

The Si5321 provides a Reset/Calibration pin (RSTN/ CAL) that resets the device and disables all of the device outputs. When the RSTN/CAL pin is driven low, the internal circuitry enters reset mode and all LVTTL outputs are forced into a high-impedance state. Also, the CLKOUT+ and CLKOUT– pins are connected to  $V_{DD25}$  through 100  $\Omega$  on-chip resistors. This feature is useful for applications that employ redundant clock sources and for in-circuit test applications. A low-to-high transition on RSTN/CAL initializes all digital logic to a known condition and initiates self-calibration of the DSPLL. At the completion of self-calibration, the DSPLL begins to lock to the clock input signal.

# <span id="page-19-3"></span>**2.8. PLL Self-Calibration**

The Si5321 achieves optimal jitter performance by using self-calibration circuitry to set the VCO center frequency and loop gain parameters within the DSPLL. Internal circuitry generates self calibration automatically on powerup or after a loss-of-power condition. Selfcalibration also can be manually initiated by a low-tohigh transition on the RSTN/CAL input.

A self-calibration should be initiated after changing the state of the FEC[2:0] inputs. Whether manually initiated or automatically initiated at powerup, the self-calibration process requires the presence of a valid input clock.

If the self-calibration is initiated without a valid input clock, the device waits for a valid input clock before executing the self-calibration. The Si5321 does not provide an output clock while waiting for a valid input clock or while executing its self-calibration. When the input clock is validated, the calibration procedure executes to completion; the device locks to the input clock, and the output clock turns on. Subsequent losses of the input clock do not require self-calibration. If the input clock is lost following self-calibration, the device enters digital hold mode with the output clock frequency held to its last value before the LOS condition was



detected. When the input clock returns and is validated, the device exits digital hold mode by re-locking to the input clock without executing another self-calibration.

# <span id="page-20-0"></span>**2.9. Bias Generation Circuitry**

The Si5321 makes use of an external resistor to set internal bias currents. The external resistor allows precise generation of bias currents, which significantly reduces power consumption and variation as compared with traditional implementations that use an internal resistor. The bias generation circuitry requires a 10 k $\Omega$ (1%) resistor connected between REXT and GND.

#### <span id="page-20-1"></span>**2.10. Differential Input Circuitry**

The Si5321 provides a differential input for the clock input, CLKIN. This input is internally-biased to a voltage of  $V_{ICM}$  (see [Table 2 on page 6\)](#page-5-0) and may be driven by a differential or single-ended driver circuit. For single-ended driver circuit. transmission line termination, the termination resistor is connected externally as shown.

### <span id="page-20-2"></span>**2.11. Differential Output Circuitry**

The Si5321 utilizes a current mode logic (CML) architecture to drive the differential clock output, CLKOUT.

For single-ended output operation simply connect to either CLKOUT+ or CLKOUT– and leave the unused signal unconnected.

# <span id="page-20-3"></span>**2.12. Power Supply Connections**

The Si5321 incorporates an on-chip voltage regulator to power the device from a 3.3 V supply. The voltage regulator requires an external compensation circuit of one resistor and one capacitor to ensure stability over all operating conditions.

Internally, the Si5321  $V<sub>DD33</sub>$  pins are connected to the on-chip voltage regulator input and to the device's LVTTL I/O circuitry. The  $V_{DD25}$  pins supply power to the core DSPLL circuitry, and are also used for connection of the external compensation circuit.

The regulator's compensation circuit is a resistor and a capacitor in series between the  $V_{DD25}$  node and ground. Typically, the resistor is incorporated into the capacitor's equivalent series resistance (ESR). The target RC time constant for this combination is 15 to 50  $\mu$ s. The capacitor used in the Si5321 evaluation board is a 33  $\mu$ f tantalum capacitor with an ESR of 0.8  $\Omega$ . This gives an RC time constant of  $26.4 \mu s$ . The Venkel part number TA6R3TCR336KBR is an example of a capacitor that meets these specifications. (See [Figure 5.](#page-15-0))

To get optimal performance from the Si5321 device, the power supply noise spectrum must comply with the plot in [Figure 9](#page-20-4). This plot shows the power supply noise tolerance mask for the Si5321. The customer should provide a 3.3 V supply that does not have noise density in excess of the amount shown in the diagram. However, the diagram cannot be used as spur criteria for a power supply that contains single tone noise.



<span id="page-20-4"></span>

# <span id="page-21-0"></span>**2.13. Design and Layout Guidelines**

Precision clock circuits are susceptible to board noise and EMI. To take precautions against unacceptable levels of board noise and EMI affecting performance of the Si5321, consider the following:

- Power the device from  $3.3$  V since the internal regulator provides >40 dB of isolation to the  $V_{DD25}$ pins (which power the PLL circuitry).
- When powering the device from 3.3 V, use an isolated, local plane to connect the  $V_{DD25}$  pins. Avoid running signal traces over or below this plane without a ground plane in between.
- Route all I/O traces between ground planes as much as possible
- $\blacksquare$  Maintain an input clock amplitude in the 200 mV<sub>PP</sub> to  $500$  mV<sub>PP</sub> differential range.
- **Excessive high-frequency harmonics of the input** clock should be minimized. The use of filters on the input clock signal can be used to remove highfrequency harmonics.



# <span id="page-22-0"></span>**3. Pin Descriptions: Si5321**



Bottom View

**Figure 10. Si5321 Pin Configuration (Bottom View)**



**Si5321**



Top View

**Figure 11. Si5321 Pin Configuration (Transparent Top View)**





#### **Table 10. Si5321 Pin Descriptions**



	<b>Pin Name</b>	I/O	<b>Signal Level</b>	<b>Description</b>
H <sub>5</sub> H <sub>8</sub> B <sub>3</sub>	FRQSEL[0] FRQSEL[1] FRQSEL[2]	$\mathsf{I}^*$	LVTTL*	<b>Clock Output Frequency Range Select.</b> Select the frequency range of the clock output, CLK- OUT. (See Table 3 on page 7.) 001 = 19 MHz Frequency Range. 000 = 39 MHz Frequency Range. 100 = 78 MHz Frequency Range. 010 = 155 MHz Frequency Range. 101 = 311 MHz Frequency Range. 011 = 622 MHz Frequency Range. 110 = 1.25 GHz Frequency Range. 111 = 2.5 GHz Frequency Range.
A <sub>3</sub> A2 <b>B2</b>	<b>FEC[0]</b> FEC[1] FEC[2]	$\mathsf{I}^*$	LVTTL*	<b>FEC Selection.</b> Enables or disables scaling of the input-to-output frequency multiplication factor for FEC clock rate compatibility. The frequency of the CLKOUT output is a multiple of the frequency of the CLKIN input. Selecting the clock input range, the clock output range, and the FEC scaling factor sets the input-to-output fre- quency multiplication factor. The clock output fre- quency is selected using the FRQSEL[2:0] pins. The clock input frequency is selected using the INFRQ- SEL[2:0] pins. Scaling factors of 255/238, 238/255, 255/237, 237/255, 66/64, or 64/66 may be selected for FEC operation using the FEC[2:0] control pins as indicated below. Scaling factors of 255/237, 237/ 255, 66/64, or 64/66 require that the input clock rate be in the 155 MHz or higher range. $000 = No$ FEC scaling. $001 = 255/238$ FEC scaling. $010 = 238/255$ FEC scaling. $011 =$ Reserved. 100 = 255/237 FEC scaling (155 MHz or higher input clock range required). 101 = 237/255 FEC scaling (155 MHz or higher input clock range required). $110 = 66/64$ FEC scaling (155 MHz or higher input clock range required).

**Table 10. Si5321 Pin Descriptions (Continued)**







**\*Note:** The LVTTL inputs on the Si5321 device have an internal pulldown mechanism that causes the input to default to a logic low state if the input is not driven from an external source.



Pin#	<b>Pin Name</b>	I/O	<b>Signal Level</b>	<b>Description</b>
H4	<b>VALTIME</b>	$\mathsf{I}^*$	LVTTL*	<b>Clock Validation Time for LOS.</b> VALTIME sets the clock validation times for recovery from an LOS alarm condition. When VALTIME is high, the validation time is approximately 100 ms. When VALTIME is low, the validation time is approx- imately 2 ms.
H <sub>3</sub>	<b>RSTN/CAL</b>	$\mathsf{I}^\star$	LVTTL*	Reset/Calibrate. When low, all LVTTL outputs are forced into a high impedance state, the DSPLL is forced out-of-lock, and the device control logic is reset. A low-to-high transition on RSTN/CAL initializes all digital logic to a known condition and initiates self- calibration of the DSPLL. At the completion of self- calibration, the DSPLL begins to lock to the selected clock input signal and begins to drive out the output clock signal onto the CLKOUT pins.
F <sub>8</sub>	<b>LOS</b>	O	<b>LVTTL</b>	Loss-of-Signal (LOS) Alarm for CLKIN. Active high output indicates that the Si5321 has detected missing pulses on the input clock signal. The LOS alarm is cleared after either 100 ms or 13 s of a valid CLKIN clock input, depending on the set- ting of the VALTIME input.
D <sub>8</sub>	DH_ACTV	$\circ$	<b>LVTTL</b>	<b>Digital Hold Mode Active.</b> Active high output indicates that the DSPLL is in digital hold mode. Digital hold mode locks the current state of the DSPLL and forces the DSPLL to continue generation of the output clock with no additional phase or frequency information from the input clock.
E <sub>8</sub>	CAL ACTV	O	<b>LVTTL</b>	<b>Calibration Mode Active.</b> This output is driven high during the DSPLL self-cal- ibration and the subsequent initial lock acquisition period.
C <sub>2</sub>	VSEL33	$\mathsf{I}^*$	LVTTL*	Reserved. This pin must be tied to VDD33 directly for normal operation.
D3-D5, $E3-E5$	V <sub>DD33</sub>	V <sub>DD</sub>	Supply	3.3 V Supply. 3.3 V power is applied to the $V_{DD33}$ pins. Typical supply bypassing/decoupling for this configuration is indicated in the typical application diagram for 3.3 V supply operation.

**Table 10. Si5321 Pin Descriptions (Continued)**









# <span id="page-29-0"></span>**4. Ordering Guide**





# <span id="page-30-0"></span>**5. Package Outline**

[Figure 12](#page-30-1) illustrates the package details for the Si5321. [Table 11](#page-30-2) lists the values for the dimensions shown in the illustration.



**Figure 12. 63-Ball Plastic Ball Grid Array (PBGA)**

<span id="page-30-2"></span><span id="page-30-1"></span>





**Notes:**

**1.** All dimensions shown are in millimeters (mm) unless otherwise noted.

**2.** Dimensioning and Tolerancing per ANSI Y14.5M-1994.

**3.** This drawing conforms to JEDEC outline MO-192, variation AAB-1.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



# <span id="page-31-0"></span>**6. 9x9 mm PBGA Card Layout**





#### **Notes:**

#### **General**

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- **2.** Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- **3.** This Land Pattern Design is based on the IPC-7351 guidelines.

#### **Solder Mask Design**

**1.** All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### **Stencil Design**

- **1.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- **2.** The stencil thickness should be 0.125 mm (5 mils).
- **3.** The ratio of stencil aperture to land pad size should be 1:1.

#### **Card Assembly**

- **1.** A No-Clean, Type-3 solder paste is recommended.
- **2.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



# <span id="page-32-0"></span>**DOCUMENT CHANGE LIST**

# **Revision 2.0 to Revision 2.1**

- Updated [Table 3, "AC Characteristics," on page 7.](#page-6-0)
- Updated Figure 8, "Recovery from Digital Hold," on [page 20](#page-19-4).
- Updated Figure 12, "63-Ball Plastic Ball Grid Array [\(PBGA\)," on page 31.](#page-30-1)
- Updated Table 11, "Package Diagram Dimensions [\(mm\)," on page 31](#page-30-2).
- Added Figure 4, "Typical Si5321 Phase Noise [\(CLKIN = 155.52 MHz, CLKOUT = 622.08 MHz, and](#page-14-0)  Loop BW =  $800$  Hz)," on page 15.

# **Revision 2.1 to Revision 2.2**

- Updated [Table 3, "AC Characteristics," on page 7.](#page-6-0)
- Updated Table 11, "Package Diagram Dimensions [\(mm\)," on page 31](#page-30-2).

### **Revision 2.2 to Revision 2.3**

■ Updated ["5. Package Outline" on page 31](#page-30-0).

# **Revision 2.3 to Revision 2.4**

- Device Revision G to H Transition.
- Updated test condition for differential output voltage swing, input clock frequency, clock output rise/fall time, and jitter specifications.
- Updated ["3. Pin Descriptions: Si5321".](#page-22-0)
- Updated ["4. Ordering Guide" on page 30](#page-29-0).
- Updated ["5. Package Outline" on page 31](#page-30-0).
- Updated "6. 9x9 mm PBGA Card Layout" on page [32.](#page-31-0)

# **Revision 2.4 to Revision 2.5**

■ Updated Table 6, "Thermal Characteristics," on [page 15](#page-14-1).





#### **Disclaimer**

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



**Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA**

# **http://www.silabs.com**

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Silicon Laboratories](https://www.mouser.com/Silicon-Laboratories): [SI5321-H-GL](https://www.mouser.com/access/?pn=SI5321-H-GL) [SI5321-H-BL](https://www.mouser.com/access/?pn=SI5321-H-BL)