

SGLS322D-MAY 2006-REVISED NOVEMBER 2008

www.ti.com

NANOPOWER SUPERVISORY CIRCUITS

FEATURES

- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Supply Current of 220 nA (Typ)
- Precision Supply Voltage Supervision Range: 1.8 V, 2.5 V, 3 V, 3.3 V
- Power-On Reset Generator With Selectable Delay Time of 10 ms or 200 ms
- Push/Pull RESET Output (TPS3836), RESET Output (TPS3837), or Open-Drain RESET Output (TPS3838)
- Manual Reset
- 5-Pin SOT-23 Package

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (-55°C/125°C) Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

APPLICATIONS

- Applications Using Automotive Low-Power DSPs, Microcontrollers, or Microprocessors
- Battery-Powered Equipment
- Intelligent Instruments
- Wireless Communication Systems
- Automotive Systems
- (1) Custom temperature ranges available

DESCRIPTION


The TPS3836, TPS3837, TPS3838 families of supervisory circuits provide circuit initialization and timing supervision, primarily for digital signal processing (DSP) and processor-based systems.


During power on, $\overline{\text{RESET}}$ is asserted when the supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supervisory circuit monitors V_{DD} and keeps $\overline{\text{RESET}}$ output active as long as V_{DD} remains below the threshold voltage (V_{IT}). An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after V_{DD} has risen above V_{IT}.

When CT is connected to GND, a fixed delay time of typical 10 ms is asserted. When connected to V_{DD} , the delay time is typically 200 ms.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







www.ti.com

SGLS322D-MAY 2006-REVISED NOVEMBER 2008

When the supply voltage drops below V_{IT} , the output becomes active (low) again.

All the devices of this family have a fixed-sense V_{IT} set by an internal voltage divider.

The TPS3836 has an active-low push-pull RESET output. The TPS3837 has active-high push-pull RESET, and the TPS3838 integrates an active-low open-drain RESET output.




Figure 1. Typical Operating Circuit

The product spectrum is designed for supply voltages of 1.8 V, 2.5 V, 3 V, and 3.3 V. The circuits are available in a 5-pin SOT-23 package. The TPS3836, TPS3837, and TPS3838 families are characterized for operation over a temperature range of –55°C to 125°C.

Copyright © 2006–2008, Texas Instruments Incorporated

Submit Documentation Feedback



www.ti.com

TPS3836E18-EP / J25-EP / H30-EP / L30-EP / K33-EP TPS3837E18-EP / J25-EP / L30-EP / K33-EP TPS3838E18-EP / J25-EP / L30-EP / K33-EP


SGLS322D-MAY 2006-REVISED NOVEMBER 2008

ORDERING INFORMATION

T _A	ORDERABLE PART NUMBER ⁽¹⁾	THRESHOLD VOLTAGE	SYMBOL
	TPS3836J25MDBVTEP	2.25 V	PKRM
–55°C to 125°C	TPS3836L30MDBVREP	2.64 V	BTX
	TPS3837K33MDBVREP	2.93 V	PKZM

(1) DBVR indicates reel of 3000 parts, DBVT indicates tape of 250 parts.

ORDERING INFORMATION



FUNCTION TABLE

MR	$V_{DD} > V_{IT}$	RESET ⁽¹⁾	RESET ⁽²⁾
L	0	L	Н
L	1	L	Н
Н	0	L	Н
н	1	н	L

(1) TPS3836 and TPS3838

(2) TPS3837


Copyright © 2006–2008, Texas Instruments Incorporated

Submit Documentation Feedback



www.ti.com

SGLS322D-MAY 2006-REVISED NOVEMBER 2008




4



www.ti.com

TPS3836E18-EP / J25-EP / H30-EP / L30-EP / K33-EP TPS3837E18-EP / J25-EP / L30-EP / K33-EP TPS3838E18-EP / J25-EP / L30-EP / K33-EP

SGLS322D-MAY 2006-REVISED NOVEMBER 2008



Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

V _{DD}	Supply voltage ⁽²⁾	7 V
	All other pins ⁽²⁾	–0.3 V to 7 V
I _{OL}	Maximum low output current	5 mA
I _{OH}	Maximum high output current	–5 mA
I _{IK}	Input clamp current (V _I < 0 or V _I > V _{DD})	±10 mA
I _{OK}	Output clamp current ($V_O < 0$ or $V_O > V_{DD}$)	±10 mA
T _A	Operating free-air temperature range	–55°C to 125°C
T _{stg}	Storage temperature range	–65°C to 150°C
TJ	Maximum junction temperature	150°C
	Soldering temperature	260°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND. For reliable operation, the device must not be continuously operated at 7 V for more than t = 1000 h.

SGLS322D-MAY 2006-REVISED NOVEMBER 2008



www.ti.com

Thermal Resistance Table

RESISTANCE	HIGH	LOW
θ _{JC} (°C/W)	130.9	148.1
θ _{JA} (°C/W)	205.6	347

Recommended Operating Conditions

		MIN	MAX	UNIT
V_{DD}	Supply voltage	1.6	6	V
VI	Input voltage	0	$V_{DD} + 0.3$	V
V _{IH}	High-level input voltage	$0.7 \times V_{DD}$		V
V _{IL}	Low-level input voltage		$0.3 \times V_{DD}$	V
Δt/Δv	Input transition rise and fall rate at MR		100	ns/V
T _A	Operating free-air temperature	-55	125	°C

Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT	
		RESET	$V_{DD} = 3.3 \text{ V}, I_{OH} = -2 \text{ mA}$						
	High-level output	(TPS3836)	$V_{DD} = 6 \text{ V}, \text{ I}_{OH} = -3 \text{ mA}$		0.0			V	
V _{OH}	voltage	RESET	$V_{DD} = 2 V, I_{OH} = -1 mA$	0.8 × V _{DD}			V		
		(TPS3837)	$V_{DD} = 3.3 \text{ V}, I_{OH} = -2 \text{ mA}$						
		RESET	$V_{DD} = 2 V, I_{OL} = 1 mA$						
	Low-level output	(TPS3836/8)	$V_{DD} = 3.3 \text{ V}, I_{OL} = 2 \text{ mA}$				0.4	V	
V _{OL}	voltage	RESET	$V_{DD} = 3.3 \text{ V}, I_{OL} = 2 \text{ mA}$				0.4	v	
		(TPS3837)	$V_{DD} = 6 \text{ V}, \text{ I}_{OL} = 3 \text{ mA}$						
		TPS3836/8	$V_{DD} \ge 1.1 \text{ V}, I_{OL} = 50 \ \mu\text{A}$				0.2		
	Power-up reset voltage ⁽¹⁾	TD00007		$T_A = 25^{\circ}C$	0.8 × V _{DD}			V	
	Voltage	TPS3837	$V_{DD} \ge 1.1 \text{ V}, \text{ I}_{OH} = -50 \mu\text{A}$	T _A = Full range	$0.6 \times V_{DD}$				
		TPS383xE18			1.64	1.71	1.73		
		TPS383xJ25			2.16	2.25	2.31		
	Negative-going	TPS383xH30		2.7	2.79	2.85	V		
V _{IT}	input threshold voltage ⁽²⁾	TPS383xL30						v	
	5	TDC202.4/222	T _A = 25°C		2.82	2.93	3.1		
		TPS383xK33	T _A = Full range		2.72	2.93	3.2		
			1.7 V < V _{IT} < 2.5 V			30			
V _{hys}	Hysteresis at V _{DD} ir	iput	2.5 V < V _{IT} < 3.5 V			40		mV	
			3.5 V < V _{IT} < 5 V			50			
		MR (3)	$\overline{\text{MR}} = 0.7 \times \text{V}_{\text{DD}}, \text{V}_{\text{DD}} = 6 \text{ V}$	$T_A = 25^{\circ}C$	-30	-60	-90	۸	
I _{IH}	High-level input current	MR 9	$VIR = 0.7 \times V_{DD}, V_{DD} = 6 V$	T _A = Full range	-20	-60	-120	μA	
	ourion	СТ	$CT = V_{DD} = 6 V$		-25		25	nA	
		MR (3)		$T_A = 25^{\circ}C$	-130	-200	-340	^	
IIL	Low-level input current		$\overline{\text{MR}} = 0 \text{ V}, \text{ V}_{\text{DD}} = 6 \text{ V}$	T _A = Full range	-90	-200	-350	μΑ	
		СТ	CT = 0 V, V _{DD} = 6 V		-25		25	nA	
I _{OH}	High-level output current	TPS3838	$V_{DD} = V_{IT} + 0.2 \text{ V}, V_{OH} = V_{DE}$)			25	nA	

(1) The lowest voltage at which $\overline{\text{RESET}}$ output becomes active, t_r , $V_{DD} \ge 15 \,\mu\text{s/V}$

6

- (2) To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μ F) should be placed near the supply terminal. (3) If manual reset is unused, \overline{MR} should be connected to V_{DD} to minimize current consumption.
 - Submit Documentation Feedback Copyright

Copyright © 2006–2008, Texas Instruments Incorporated

Product Folder Link(s): TPS3836E18-EP / J25-EP / H30-EP / L30-EP / K33-EP TPS3837E18-EP / J25-EP / L30-EP / K33-EP / L30-EP / K33-EP



SGLS322D-MAY 2006-REVISED NOVEMBER 2008

www.ti.com

Electrical Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT	
			$T_A = 25^{\circ}C$		220	500		
		$V_{DD} > V_{IT}, V_{DD} < 3 V$	T _A = Full range			600	-	
	I _{DD} Supply current	$V_{DD} > V_{IT}, V_{DD} > 3 V$	$T_A = 25^{\circ}C$		250	550	nA	
IDD	Supply current		T _A = Full range			650		
			T _A = 25°C	= 25°C 10		25	۵	
		$V_{DD} < V_{IT}$	T _A = Full range			30	μΑ	
	Internal pullup resistor at MR				33		kΩ	
CI	Input capacitance at $\overline{\text{MR}}$, CT	$V_{I} = 0 V \text{ to } V_{DD}$			5		pF	

Timing Requirements

 $R_L = 1 \text{ M}\Omega, \text{ } C_L = 50 \text{ pF}, \text{ } T_A = 25^\circ\text{C}$

	PARAM	ETER	TEST CONDITIONS	ТҮР	UNIT
	Dulas width	At V _{DD}	$V_{IH} = V_{IT} + 0.2 V, V_{IL} = V_{IT} - 0.2 V$	6	μs
ι _w	t _w Pulse width	At MR	$V_{DD} \ge V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \text{ x} V_{DD}, V_{IH} = 0.7 \text{ x} V_{DD}$	1	μs

Switching Characteristics

 $R_L = 1 M\Omega$, $C_L = 50 pF$, $T_A = 25^{\circ}C$

	PARAMETE	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _d Delay time			$V_{DD} \ge V_{IT} + 0.2 \text{ V}, \overline{\text{MR}} = 0.7 \times V_{DD},$	CT = GND	5 10 15			ms
t _d	Delay lime		See timing diagram	$CT = V_{DD}$		200		1115
	Propagation (delay)	V _{DD} to RESET delay	$V_{IL} = V_{IT} - 0.2 \text{ V}, V_{IH} = V_{IT} + 0.2 \text{ V}$			10		
t _{PHL}	time, high- to low-level output	(TPS3836, TPS3838)	V _{IL} = 1.6 V		50		μs	
	Propagation (delay)		$V_{IL} = V_{IT} - 0.2 \text{ V}, V_{IH} = V_{IT} + 0.2 \text{ V}$	10				
t _{PLH} time, low- to high-level output		(TPS3837)	V _{IL} = 1.6 V			μs		
t _{PHL}	Propagation (delay) time, high- to low-level output	MR to RESET delay (TPS3836, TPS3838)	ay $V_{DD} \ge V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \times V_{DD}, V_{IH} = 0.7 \times V_{DD}$			0.3		μs
t _{PLH}	Propagation (delay) time, low- to high-level output	MR to RESET delay (TPS3837)	$V_{DD} \ge V_{IT} + 0.2 \text{ V}, \text{ V}_{IL} = 0.3 \times V_{DD}, \text{ V}_{I}$	_H = 0.7 × V _{DD}		0.3		μs

Copyright © 2006–2008, Texas Instruments Incorporated

7




www.ti.com

SGLS322D-MAY 2006-REVISED NOVEMBER 2008

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
I _{DD}	Supply current	vs Supply voltage	2
I _{MR}	Manual reset current	vs Manual reset voltage	3
V _{OL}	Low-level output voltage	vs Low-level output current	4
V _{OH}	High-level output voltage	vs High-level output current	5
	Normalized reset threshold voltage	vs Free-air temperature	6
	Minimum pulse duration at V_{DD}	vs V _{DD} threshold overdrive	7




Copyright © 2006–2008, Texas Instruments Incorporated

Product Folder Link(s): TPS3836E18-EP / J25-EP / H30-EP / L30-EP / K33-EP TPS3837E18-EP / J25-EP / L30-EP / K33-EP K33-EP TPS3838E18-EP / J25-EP / L30-EP / K33-EP



www.ti.com

SGLS322D-MAY 2006-REVISED NOVEMBER 2008





22-Dec-2016

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3836J25MDBVTEP	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKRM	Samples
TPS3836L30MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	BTX	Samples
TPS3837K33MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKZM	Samples
TPS3837K33QDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PLSQ	Samples
V62/06637-09XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PLSQ	Samples
V62/06637-15XE	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKRM	Samples
V62/06637-17XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	BTX	Samples
V62/06637-22XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKZM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

PACKAGE OPTION ADDENDUM

22-Dec-2016

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3836-EP, TPS3836J25-EP, TPS3837K33-EP :

- Catalog: TPS3836, TPS3836J25, TPS3837K33
- Automotive: TPS3836-Q1, TPS3836J25-Q1, TPS3837K33-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3836J25MDBVTEP	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3836L30MDBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3837K33MDBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3837K33QDBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

22-Dec-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3836J25MDBVTEP	SOT-23	DBV	5	250	182.0	182.0	20.0
TPS3836L30MDBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3837K33MDBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3837K33QDBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated