SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

- Qualified for Automotive Applications
- High Slew Rate . . . 10.5 V/μs Typ
- High-Gain Bandwidth . . . 5.1 MHz Typ
- Supply Voltage Range 2.5 V to 5.5 V
- Rail-to-Rail Output
- 360-μV Input Offset Voltage
- Low Distortion Driving 600- Ω . . . 0.005% THD+N

- 1-mA Supply Current (Per Channel)
- 17-nV/√Hz Input Noise Voltage
- 2-pA Input Bias Current
- Characterized From T_A = −40°C to 125°C
- Available in MSOP and SOT-23 Packages
- Micropower Shutdown Mode . . . I_{DD} < 1 μA

description

The TLV277x CMOS operational amplifier family combines high slew rate and bandwidth, rail-to-rail output swing, high output drive, and excellent dc-precision. The device provides 10.5 V/ μ s of slew rate and 5.1 MHz of bandwidth while only consuming 1 mA of supply current per channel. This ac-performance is much higher than current competitive CMOS amplifiers. The rail-to-rail output swing and high output drive make these devices a good choice for driving the analog input or reference of analog-to-digital converters. These devices also have low distortion while driving a 600- Ω load for use in telecom systems.

These amplifiers have a $360-\mu V$ input offset voltage, a 17 nV/ \sqrt{Hz} input noise voltage, and a 2-pA input bias current for measurement, medical, and industrial applications. The TLV277x family is also specified across an extended temperature range ($-40^{\circ}C$ to $125^{\circ}C$), making it useful for automotive systems.

These devices operate from a 2.5-V to 5.5-V single supply voltage and are characterized at 2.7 V and 5 V. The single-supply operation and low power consumption make these devices a good solution for portable applications. The following table lists the packages available.

FAMILY PACKAGE TABLE

DEVICE	NUMBER PACKAGE TYPES SHUTDOWN		CHITDOWN	UNIVERSAL		
DEVICE	CHANNELS	SOIC	TSSOP	SOT-23	SHUIDOWN	EVM BOARD
TLV2770	1	8	_	_	Yes	
TLV2771	1	8	_	5	_	
TLV2772	2	8	8	_	_	See the EVM Selection Guide
TLV2773	2	14	_	_	Yes	(SLOU060)
TLV2774	4	14	14	_	_	, , , , , , ,
TLV2775	4	16	16	_	Yes	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

A SELECTION OF SINGLE-SUPPLY OPERATIONAL AMPLIFIER PRODUCTS†

DEVICE	V _{DD} (V)	BW (MHz)	SLEW RATE (V/μs)	I _{DD} (per channel) (μA)	RAIL-TO-RAIL
TLV277x	2.5 – 6	5.1	10.5	1000	0
TLV247x	2.7 – 6	2.8	1.5	600	I/O
TLV245x	2.7 – 6	0.22	0.11	23	I/O
TLV246x	2.7 – 6	6.4	1.6	550	I/O

[†] All specifications measured at 5 V.

ORDERING INFORMATION[†]

T _A	V _{IO} max AT 25°C (mV)	PACK	AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	2.5	SOIC (D)	Tape and reel	TLV2770QDRQ1§	
	1.6	SOIC (D)	Tape and reel	TLV2770AQDRQ1§	
	2.5	SOT-23 (DBV)	Tape and reel	TLV2771QDBVRQ1	VBPQ
	2.5	SOIC (D)	Tape and reel	TLV2771QDRQ1§	
	1.6	SOIC (D)	Tape and reel	TLV2771AQDRQ1§	
	2.5	SOIC (D)	Tape and reel	TLV2772QDRQ1	TLV2772QI
		TSSOP (PW)	Tape and reel	TLV2772QPWRQ1	TLV2772QI
	1.6	SOIC (D)	Tape and reel	TLV2772AQDRQ1	TLV2772AQ
		TSSOP (PW)	Tape and reel	TLV2772AQPWRQ1	TLV2772AQ
-40°C to 125°C	2.5	SOIC (D)	Tape and reel	TLV2773QDRQ1§	
	1.6	SOIC (D)	Tape and reel	TLV2773AQDRQ1§	
	0.7	SOIC (D)	Tape and reel	TLV2774QDRQ1§	
	2.7	TSSOP (PW)	Tape and reel	TLV2774QPWRQ1§	
	0.4	SOIC (D)	Tape and reel	TLV2774AQDRQ1§	
	2.1	TSSOP (PW)	Tape and reel	TLV2774AQPWRQ1§	
	0.7	SOIC (D)	Tape and reel	TLV2775QDRQ1§	
	2.7	TSSOP (PW)	Tape and reel	TLV2775QPWRQ1§	
	2.1	SOIC (D)	Tape and reel	TLV2775AQDRQ1§	
		TSSOP (PW)	Tape and reel	TLV2775AQPWRQ1§	

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.




[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

[§] Product Preview

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

TLV277x PACKAGE PINOUTS



NC - No internal connection

† This device is in the Product Preview stage of development. Contact your local Texas Instruments sales office for availability.

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{DD} (see Note 1)	7 V
Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, V _I (any input, see Note 1)	–0.3 V to V _{DD}
Input current, I _I (any input)	±4 mA
Output current, I _O	±50 mA
Total current into V _{DD+}	±50 mA
Total current out of GND	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	Unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : Q suffix	–40°C to 125°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to GND.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below GND - 0.3 V.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

ESD RATING TABLE

	Human Body Model (4)	2 (H1C)	141
FCD roting	Charged-Device Model (4)	1 (C5)	kV
ESD rating	Machine Model (4)	150 (M2)	V
	Machine Model ⁽⁵⁾	100 (M1)	V

NOTE 4: ESD protection level per AEC Q100 Classification TLV2771QDBVRQ1 NOTE 5: ESD protection level per AEC Q100 Classification TLV2772QPWRG4Q1

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
DBV	437 mW	3.5 mW/°C	280 mW	227 mW	87 mW
PW	700 mW	5.6 mW/°C	448 mW	364 mW	140 mW

recommended operating conditions

		Q SUFFIX MIN MAX 2.5 6 GND V _{DD+} -1.3 GND V _{DD+} -1.3 -40 125		
			UNIT	
Supply voltage, V _{DD}		2.5	6	V
Input voltage range, V _I		GND	V _{DD+} -1.3	V
Common-mode input voltage, V _{IC}		GND	V _{DD+} -1.3	V
Operating free-air temperature, T _A		-40	125	°C



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T +	TL	/2771-0	21	LINUT	
	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	UNIT	
V	Input offset voltage	$V_{IC} = 0, V_{O} = 0, R_{S} = 50 \Omega$	25°C		0.48	2.5	mV	
V _{IO}	Input offset voltage	$V_{DD} = \pm 1.35 \text{ V}$, No load	Full range		0.53	2.7	IIIV	
α_{VIO}	Temperature coefficient of input offset voltage		25°C to 125°C		2		μV/°C	
	land off at any and] <u>.</u>	25°C		1	60	4	
lio	Input offset current	$V_{IC} = 0, V_O = 0, R_S = 50 \Omega$	Full range		2	125	рA	
	land bing a summer		25°C		2	60	4	
I _{IB}	Input bias current		Full range		6	350	рA	
		0.075 ***	25°C		2.6			
.,	I Cale Taxasta a Assasta a Barra	$I_{OH} = -0.675 \text{ mA}$	Full range		2.5			
V _{OH}	High-level output voltage		25°C		2.4		V	
		$I_{OH} = -2.2 \text{ mA}$	Full range		2.1			
		V 105 V 1 0 075 mA	25°C		0.1			
.,	Low-level output voltage	$V_{IC} = 1.35 \text{ V}, I_{OL} = 0.675 \text{ mA}$	Full range		0.2		V	
V _{OL}		V 105 V I 0.0 mA	25°C		0.21			
		V _{IC} = 1.35 V, I _{OL} = 2.2 mA	Full range		0.6			
^	Large-signal differential voltage	$V_{IC} = 1.35 \text{ V}, R_L = 10 \text{ k}\Omega^{\ddagger},$	25°C	20	380		V/mV	
A_{VD}	amplification	$V_O = 0.6 \text{ V to } 2.1 \text{ V}$	Full range	13			V/mV	
r _{i(d)}	Differential input resistance		25°C		10 ¹²		Ω	
c _{i(c)}	Common-mode input capacitance	f = 10 kHz	25°C		8		pF	
z _o	Closed-loop output impedance	$f = 100 \text{ kHz}, A_V = 10$	25°C		25		Ω	
CMRR	Common mode valention vatio	$V_{IC} = 0$ to 1.5 V, $V_O = V_{DD}/2$,	25°C	60	84		٩D	
CIVIRR	Common-mode rejection ratio	$R_S = 50 \Omega$	Full range	60	82		dB	
l.	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to 5 V}, V_{IC} = V_{DD}/2,$	25°C	70	89		dB	
k _{SVR}		No load	Full range	70	84			
I _{DD}	Supply current (per channel)	$V_O = V_{DD}/2$. No load	25°C		1	2	mA	
טטי	oupply culterit (per charmel)	VO - VDD/2, NO load	Full range			2	111/	

[†] Full range is –40°C to 125°C for Q level part. ‡ Referenced to 1.35 V

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

operating characteristics at specified free-air temperature, V_{DD} = 2.7 V (unless otherwise noted)

					TL			
	PARAMETER	TEST CONDITION	IS	T _A †	MIN	TYP	MAX	UNIT
0.0	0			25°C	5	5 9		
SR	Slew rate at unity gain	$V_{O(PP)} = 0.8 \text{ V}, C_L = 100 \text{ pF},$	$H_L = 10 \text{ k}\Omega$	Full range	4.7	6		V/µs
	For the land to see A section conflicts	f = 1 kHz		25°C	21			
V _n	Equivalent input noise voltage	f = 10 kHz		25°C		17		nV/√ Hz
	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C	0.33			μV
$V_{N(PP)}$	noise voltage	f = 0.1 Hz to 10 Hz	25°C		0.86		μV	
In	Equivalent input noise current	f = 100 Hz		25°C	0.6			fA/√ Hz
		R _L = 600 Ω, f = 1 kHz	A _V = 1		C	0.0085%		
THD + N	Total harmonic distortion plus noise		A _V = 10	25°C		0.025%		
	110136		A _V = 100			0.12%		
	Gain-bandwidth product	$f = 10 \text{ kHz}, R_L = 600 \Omega, C_L =$: 100 pF	25°C		4.8		MHz
		$A_V = -1$,	0.1%	25°C	0.186			
t _s	Settling time	Step = 0.85 V to 1.85 V, $R_L = 600 \Omega$, $C_L = 100 pF$	0.01%	25°C		3.92		μS
φ _m	φ _m Phase margin at unity gain			25°C		46°		
	Gain margin	$R_L = 600 \Omega, C_L = 100 pF$		25°C		12		dB

[†] Full range is -40°C to 125°C.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	DADAMETED	TEST	- +	TL	/2771-0	21	
	PARAMETER	CONDITIONS	T _A †	MIN	TYP	MAX	UNIT
V	Input offset voltage	V _{IC} = 0, No load	25°C		0.5	2.5	mV
V_{IO}	input onset voitage	$V_O = 0$, $R_S = 50 \Omega$, $V_{DD} = \pm 2.5 V$	Full range		0.6	2.7	IIIV
α_{VIO}	Temperature coefficient of input offset voltage		25°C to 125°C		2		μV/°C
	land offer a compart		25°C		1	60	^
I _{IO}	Input offset current	$V_{IC} = 0, V_O = 0, R_S = 50 \Omega, V_{DD} = \pm 2.5 V$	Full range		2	125	рA
	lanut biog gurrant		25°C		2	60	^
I _{IB}	Input bias current		Full range		6	350	рA
		1.2 mA	25°C		4.9		
l.,	High-level output voltage	$I_{OH} = -1.3 \text{ mA}$	Full range		4.8		v
V _{OH}		1. 4.0 mA	25°C		4.7		V
		$I_{OH} = -4.2 \text{ mA}$	Full range		4.4		
		V _{IC} = 2.5 V, I _{OI} = 1.3 mA	25°C		0.1		
	Low-level output voltage	V _{IC} = 2.5 V, I _{OL} = 1.5 IIIA	Full range		0.2		· v
V _{OL}		V _{IC} = 2.5 V, I _{OI} = 4.2 mA	25°C		0.21		
		V _{IC} = 2.5 V, I _{OL} = 4.2 IIIA	Full range		0.6		
A _{VD}	Large-signal differential voltage	$V_{IC} = 2.5 \text{ V}, R_{I} = 10 \text{ k}\Omega^{\ddagger}, V_{O} = 1 \text{ V to 4 V}$	25°C	20	450		V/mV
7 VD	amplification	V C = 2.5 V, T1L = 10 K22 , V() = 1 V 10 4 V	Full range	13			V/IIIV
r _{i(d)}	Differential input resistance		25°C		10 ¹²		Ω
c _{i(c)}	Common-mode input capacitance	f = 10 kHz	25°C		8		pF
z _o	Closed-loop output impedance	$f = 100 \text{ kHz}, A_V = 10$	25°C		20		Ω
CMRR	Common mode rejection retio	$V_{IC} = 0 \text{ to } 3.7 \text{ V},$	25°C	60	96		4D
CIVINN	Common-mode rejection ratio	$V_O = V_{DD}/2$, $R_S = 50 \Omega$	Full range	60	93		dB
kau-	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to 5 V},$	25°C	70	89		dB
k _{SVR}	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = V_{DD}/2$, No load	Full range	70	84		dB
I _{DD}	Supply current (per channel)	$V_O = V_{DD}/2$, No load	25°C		1	2	mA
טטי	capply durient (per enaminor)	VO = VDD/2, 140 1044	Full range			2	mA

[†] Full range is – 40°C to 125°C for Q level part. ‡ Referenced to 2.5 V

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

operating characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

				T _A †	TL			
	PARAMETER	TEST CONDITIO	TEST CONDITIONS			TYP	MAX	UNIT
0.0	0			25°C	5	10.5		.,,
SR	Slew rate at unity gain	$V_{O(PP)} = 1.5 \text{ V}, C_L = 100 \text{ pF}$	$-$, $H_L = 10 \text{ K}\Omega$	Full range	4.7	6		V/μs
.,	For the least to a decide of the man	f = 1 kHz		25°C		17		->4/1
V _n	Equivalent input noise voltage	f = 10 kHz		25°C		12		nV/√ Hz
.,	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C		0.33		μV
V _{N(PP)} n	noise voltage	f = 0.1 Hz to 10 Hz	25°C		0.86		μV	
In	Equivalent input noise current	f = 100 Hz		25°C	0.6		fA/√ Hz	
			A _V = 1			0.005%		
THD + N	Total harmonic distortion plus noise	$R_L = 600 \Omega$, f = 1 kHz	A _V = 10	25°C		0.016%		
	110136	I - I KIIZ	A _V = 100	1		0.095%		
	Gain-bandwidth product	$f = 10 \text{ kHz}, R_L = 600 \Omega, C_L$	= 100 pF	25°C		5.1		MHz
	0.411	$A_V = -1$,	0.1%	25°C		0.134		
t _s	Settling time	Step = 1.5 V to 3.5 V, $R_L = 600 \Omega$, $C_L = 100 pF$	0.01%	25°C		1.97		μs
φ _m	Phase margin at unity gain	D 000 0 0 100 mE				46°		
	Gain margin	$R_L = 600 \Omega, C_L = 100 pF$		25°C		12		dB

[†] Full range is -40°C to 125°C.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	T _A †	TL	V2772-0	21	TLV2772A-Q1		UNIT		
	PARAMETER	TEST CONI	DITIONS	IA'	MIN	TYP	MAX	MIN	TYP	MAX	UNII	
V	Innut offeet veltege			25°C		0.44	2.5		0.44	1.6	m\/	
V_{IO}	Input offset voltage			Full range		0.47	2.7		0.47	1.9	mV	
α_{VIO}	Temperature coefficient of input offset voltage	$V_{DD} = \pm 1.35 \text{ V},$ $V_{IC} = 0,$	$V_O = 0$,	25°C to 125°C		2			2		μV/°C	
	Innut offeet europt	$R_S = 50 \Omega$		25°C		1	60		1	60	~ A	
I _{IO}	Input offset current			Full range		2	125		2	125	pA	
l	Input bias current			25°C		2	60		2	60	рA	
I _{IB}	input bias current		Full range		6	350		6	350	þΑ		
V_{ICR}	Common-mode input voltage range	CMRR > 60 dB,	$R_S = 50 \Omega$	25°C	0 to 1.4	-0.3 to 1.7		0 to 1.4	-0.3 to 1.7		V	
					Full range	to 1.4	to 1.7		to 1.4	to 1.7		
		0.075 4		25°C		2.6			2.6			
V	High-level output	$I_{OH} = -0.675 \text{ mA}$		Full range	2.45			2.45			V	
V _{OH}	voltage	1 00 mA		25°C		2.4			2.4			
		$I_{OH} = -2.2 \text{ mA}$		Full range	2.1			2.1				
		V _{IC} = 1.35 V,	V 1 35 V	I _{OL} = 0.675 mA	25°C		0.1			0.1		
V_{OL}	Low-level output	level output	10L = 0.073 IIIA	Full range			0.2			0.2	V	
VOL	voltage	voltage $V_{IC} = 1.35 \text{ V}, \qquad I_{OL} = 2.2 \text{ mA}$	lo. − 2.2 m∆	25°C		0.21			0.21			
		V _{IC} = 1.35 V,	IOL - 2.2 IIIA	Full range			0.6			0.6		
^	Large-signal differential voltage	V _{IC} = 1.35 V,	$R_L = 10 \text{ k}\Omega$,	25°C	20	380		20	380		V/mV	
A_{VD}	amplification	$V_0 = 0.6 \text{ V to } 2.1 \text{ V}$	_	Full range	13			13			V/IIIV	
r _{i(d)}	Differential input resistance			25°C		10 ¹²			10 ¹²		Ω	
c _{i(c)}	Common-mode input capacitance	f = 10 kHz,		25°C		8			8		pF	
Z _O	Closed-loop output impedance	f = 100 kHz,	A _V = 10	25°C		25			25		Ω	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}$ (min), $R_S = 50 \Omega$	$V_0 = 1.5 V,$	25°C Full range	60 60	84 82		60 60	84 82		dB	
	Supply voltage			25°C	70	89		70	89			
k _{SVR}	rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_{DD} = 2.7 \text{ V to 5 V},$ No load	$V_{IC} = V_{DD}/2,$	Full range	70	84		70	84		dB	
	Supply current	v 45V		25°C		1	2		1	2		
I _{DD}	(per channel)	$V_{O} = 1.5 V,$	No load	Full range			2			2	mA	

[†] Full range is –40°C to 125°C for Q level part. ‡ Referenced to 1.35 V



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

operating characteristics at specified free-air temperature, V_{DD} = 2.7 V (unless otherwise noted)

DADAMETED		TEGT CONDITIONS		- +	TLV2772-Q1			TLV2772A-Q1			
	PARAMETER	TEST CONDITIONS		T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
			0 100 5	25°C	5	9		5	9		
SR	Slew rate at unity gain	$V_{O(PP)} = 0.8 \text{ V},$ $R_L = 10 \text{ k}\Omega$	C _L = 100 pF,	Full range	4.7	6		4.7	6		V/μs
.,	Equivalent input	f = 1 kHz		25°C		21			21		
V_n	noise voltage	f = 10 kHz		25°C		17			17		nV/√ Hz
	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		0.33			0.33		μV
V _{N(PP)}	equivalent input noise voltage	f = 0.1 Hz to 10 H	z	25°C		0.86			0.86		μV
In	Equivalent input noise current	f = 100 Hz		25°C		0.6			0.6		fA /√ Hz
			A _V = 1		(0.0085%		C	0.0085%		
THD + N	Total harmonic distortion plus noise	$R_L = 600 \Omega$, $f = 1 \text{ kHz}$	A _V = 10	25°C		0.025%			0.025%		
	diotortion plas holds	1 - 1 1012	A _V = 100			0.12%			0.12%		
	Gain-bandwidth product	f = 10 kHz, $C_L = 100 \text{ pF}$	$R_L = 600 \Omega$,	25°C		4.8			4.8		MHz
	0	$A_V = -1$, Step = 0.85 V to	0.1%	25°C		0.186			0.186		
t _s	Settling time	$1.85 \text{ V},$ $R_L = 600 \Omega,$ $C_L = 100 \text{ pF}$	0.01%	25°C		3.92			3.92		μS
φ _m	Phase margin at unity gain	$R_L = 600 \Omega$,	C _L = 100 pF	25°C		46°			46°		
	Gain margin			25°C		12			12		dB

[†] Full range is –40°C to 125°C for Q level part.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER	TEST COND	TEST CONDITIONS		TLV2772-Q1			TLV2772A-Q1			UNIT
IAIIAWEIEN		TEST CONE	THONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage			25°C		0.36	2.5		0.36	1.6	mV
VЮ	input onset voltage			Full range		0.4	2.7		0.4	1.9	IIIV
α_{VIO}	Temperature coefficient of input offset voltage	$V_{DD} = \pm 2.5 \text{ V},$	$V_{O} = 0,$	25°C to 125°C		2			2		μV/°C
	Innut offers augment	V _{IC} = 0,	$R_S = 50 \Omega$	25°C		1	60		1	60	pА
I _{IO}	Input offset current			Full range		2	125		2	125	
	Innut bigg gurrent			25°C		2	60		2	60	~ Λ
I _{IB}	Input bias current			Full range		6	350		6	350	рA
V _{ICR}	Common-mode input voltage range	CMRR > 60 dB,	$R_S = 50 \Omega$	25°C	0 to 3.7	-0.3 to 3.8 -0.3		0 to 3.7	-0.3 to 3.8 -0.3		V
				Full range	to 3.7	to 3.8		to 3.7	to 3.8		
.,	High-level output	I _{OH} = –1.3 mA		25°C		4.9			4.9		V
				Full range	4.8			4.8			
V _{OH}	voltage	I _{OH} = -4.2 mA		25°C		4.7			4.7		V
		10H = -4.2 IIIA		Full range	4.4			4.4			
		V _{IC} = 2.5 V,	I _{OL} = 1.3 mA	25°C		0.1			0.1		
V_{OL}	Low-level output	V _{IC} = 2.5 V,	IOL = 1.5 IIIA	Full range			0.2			0.2	V
VOL	voltage	V _{IC} = 2.5 V,	I _{OL} = 4.2 mA	25°C		0.21			0.21		v
		V _{IC} = 2.5 V,	10L = 4.2 IIIA	Full range			0.6			0.6	
A_{VD}	Large-signal differential voltage	$V_{IC} = 2.5 \text{ V},$	$R_L = 10 \text{ k}\Omega,^{\ddagger}$	25°C	20	450		20	450		V/mV
, vD	amplification	$V_O = 1 V \text{ to } 4 V$		Full range	13			13			.,
r _{i(d)}	Differential input resistance			25°C		10 ¹²			10 ¹²		Ω
c _{i(c)}	Common-mode input capacitance	f = 10 kHz,		25°C		8			8		pF
z _o	Closed-loop output impedance	f = 100 kHz,	A _V = 10	25°C		20			20		Ω
21125	Common-mode	V _{IC} = V _{ICR} (min),	V _O = 3.7 V,	25°C	60	96		60	96		٩D
CMRR	rejection ratio	$R_S = 50 \Omega$		Full range	60	93		60	93		dB
k _{SVR}	Supply voltage rejection ratio	V _{DD} = 2.7 V to 5 V, No load	$V_{IC} = V_{DD}/2$,	25°C	70	89		70	89		dB
0 111	$(\Delta V_{DD} / \Delta V_{IO})$			Full range	70	84		70	84		
I _{DD}	Supply current	V _O = 1.5 V,	No load	25°C		1	2		1	2	mA
טטי	(per channel)	′ IVo=15V		Full range			2			2	111/5

[†] Full range is –40°C to 125°C for Q level part. ‡ Referenced to 2.5 V



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

operating characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

		TEGT GOVERNO		- +	TLV2772-Q1			TLV2772A-Q1			
	PARAMETER	TEST CON	DITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		V 45V	0 400 - 5	25°C	5	10.5		5	10.5		
SR	Slew rate at unity gain	$V_{O(PP)} = 1.5 \text{ V},$ $R_L = 10 \text{ k}\Omega$	$C_L = 100 \text{ pF},$	Full range	4.7	6		4.7	6		V/μs
	Equivalent input	f = 1 kHz	25°C		17			17		\(\lambda \)	
Vn	noise voltage	f = 10 kHz		25°C		12			12		nV/√ Hz
	Peak-to-peak	f = 0.1 Hz to 1 Hz	<u>.</u>	25°C		0.33			0.33		μV
V _{N(PP)}	equivalent input noise voltage	f = 0.1 Hz to 10 H	łz	25°C		0.86			0.86		μV
In	Equivalent input noise current	f = 100 Hz		25°C		0.6			0.6		fA/√ Hz
	Total harmonic distortion plus noise	-	A _V = 1			0.005%			0.005%		
THD + N		$R_L = 600 \Omega$, f = 1 kHz	A _V = 10	25°C		0.016%			0.016%		
	diotortion plac holde	1 - 1 Ki iz	A _V = 100			0.095%			0.095%		
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF	$R_L = 600 \Omega$,	25°C		5.1			5.1		MHz
		$A_V = -1$, Step = 1.5 V to	0.1%	25°C		0.134			0.134		
t _s	Settling time	$3.5 \text{ V},$ $R_L = 600 \Omega,$ $C_L = 100 \text{ pF}$	0.01%	25°C		1.97			1.97		μS
φ _m	Phase margin at unity gain	$R_L = 600 \Omega$,	C _L = 100 pF	25°C		46°			46°		
	Gain margin			25°C		12			12		dB

[†] Full range is –40°C to 125°C for Q level part.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008


TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution vs Common-mode input voltage Distribution	1, 2 3, 4 5, 6
I _{IB} /I _{IO}	Input bias and input offset currents	vs Free-air temperature	7
V _{OH}	High-level output voltage	vs High-level output current	8, 9
V _{OL}	Low-level output voltage	vs Low-level output current	10, 11
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	12, 13
I _{os}	Short-circuit output current	vs Supply voltage vs Free-air temperature	14 15
Vo	Output voltage	vs Differential input voltage	16
A _{VD}	Large-signal differential voltage amplification and phase margin	vs Frequency	17, 18
A _{VD}	Differential voltage amplification	vs Load resistance vs Free-air temperature	19 20, 21
z _o	Output impedance	vs Frequency	22, 23
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	24 25
k _{SVR}	Supply-voltage rejection ratio	vs Frequency	26, 27
I _{DD}	Supply current (per channel)	vs Supply voltage	28
SR	Slew rate	vs Load capacitance vs Free-air temperature	29 30
Vo	Voltage-follower small-signal pulse response		31, 32
Vo	Voltage-follower large-signal pulse response		33, 34
Vo	Inverting small-signal pulse response		35, 36
Vo	Inverting large-signal pulse response		37, 38
V _n	Equivalent input noise voltage	vs Frequency	39, 40
	Noise voltage (referred to input)	Over a 10-second period	41
THD + N	Total harmonic distortion plus noise	vs Frequency	42, 43
	Gain-bandwidth product	vs Supply voltage	44
B ₁	Unity-gain bandwidth	vs Load capacitance	45
φ _m	Phase margin	vs Load capacitance	46
	Gain margin	vs Load capacitance	47
	Amplifier with shutdown pulse turnon/off characteristics		48–50
	Supply current with shutdown pulse turnon/off characteristics		51–53
	Shutdown supply current	vs Free-air temperature	54
	Shutdown forward/reverse isolation	vs Frequency	55, 56



TYPICAL CHARACTERISTICS



INPUT OFFSET VOLTAGE

40
V_{DD} = 5 V
R_L = 10 kΩ
T_A = 25°C

30
90
15
10
10
5

DISTRIBUTION OF TLV2772


Figure 1


Figure 2

V_{IO} - Input Offset Voltage - mV

-2.5 -2 -1.5 -1 -0.5 0 0.5

1 1.5 2 2.5





TEXAS INSTRUMENTS





Figure 5



DISTRIBUTION OF TLV2772
INPUT OFFSET VOLTAGE








Figure 6


HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT











-60

2

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE




Figure 13

SHORT-CIRCUIT OUTPUT CURRENT





Figure 14

3

SHORT-CIRCUIT OUTPUT CURRENT



OUTPUT VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE

V_{DD} - Supply Voltage - V

6




Figure 16

Vo - Output Voltage - V

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION **AND PHASE MARGIN**




Figure 17

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN





Figure 18





DIFFERENTIAL VOLTAGE AMPLIFICATION LOAD RESISTANCE 250 T_A = 25°C A_{VD} - Differential Voltage Amplification - V/mV 200 $V_{DD} = 2.7 V$ $V_{DD} = 5 \text{ V}$ 150 100 50 0.1 10 100 1000 R_L – Load Resistance – $k\Omega$


Figure 19





DIFFERENTIAL VOLTAGE AMPLIFICATION vs FREE-AIR TEMPERATURE 1000 $R_L = 10 \text{ k}\Omega$ A_{VD} - Differential Voltage Amplification - V/mV $R_L = 1 M\Omega$ 100 $R_L = 600 \Omega$ 10 1 $V_{DD} = 5 V$ $V_{IC} = 2.5 \text{ V}$ $V_0 = 1 \text{ V to 4 V}$ 0.1 **-75** -50 -25 25 50 100 125 75 T_A – Free-Air Temperature – °C Figure 21












SUPPLY CURRENT (PER CHANNEL)


SUPPLY VOLTAGE


TYPICAL CHARACTERISTICS

1.6



 $T_A = 125^{\circ}C$ DD - Supply Current (Per Channel) - mA 1.4 T_A = 85°C 1.2 $T_A = 25^{\circ}C$ 1 $T_A = 0^{\circ}C$ $T_A = -40^{\circ}C$ 8.0 0.6 0.4 0.2 0 └ 2.5 3 3.5 4.5 5 5.5 6.5 6 7 V_{DD} - Supply Voltage - V Figure 28






SLEW RATE

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE 100 $V_{DD} = 2.7 \text{ V}$ $R_L = 600 \Omega$ 80 C_L = 100 pF _{AV} = 1 Vo - Output Voltage - mV 60 $T_{\Delta} = 25^{\circ}C$ 40 20 0 -20 -40 -60 0.5 1 1.5 2 2.5 3 3.5 4 4.5 t – Time – μ s



VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE



VOLTAGE-FOLLOWER
LARGE-SIGNAL PULSE RESPONSE




Figure 33

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE






Figure 34

TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS



NOISE VOLTAGE OVER A 10 SECOND PERIOD




Figure 41

TOTAL HARMONIC DISTORTION PLUS NOISE

TYPICAL CHARACTERISTICS

TOTAL HARMONIC DISTORTION PLUS NOISE vs **FREQUENCY** 10 THD+N - Total Harmonic Distortion Plus Noise - % $V_{DD} = 2.7 \overline{V}$ $R_L^- = 600 \Omega$ $T_A = 25^{\circ}C$ $A_{v} = 100$ 0.1 $A_{v} = 10$ $A_{v} = 1$ 0.01 0.001 . 10 100 10k 100k 1k f - Frequency - Hz

FREQUENCY $V_{DD} = 5 V$ $R_L^- = 600 \Omega$ $T_A = 25^{\circ}C$




Figure 42

Figure 43








Figure 44


UNITY-GAIN BANDWIDTH



TYPICAL CHARACTERISTICS












Figure 48



TYPICAL CHARACTERISTICS



t – Time – μs Figure 52

10

12.5

5

7.5

 I_{DD}

-2.5

0

2.5

-15

-18

-5



0

-3

15

 I_{DD}

-2.5

2.5

7.5

t – Time – μ s

Figure 53

10

12.5

0

-15

-18


-5


0

-3


15

TYPICAL CHARACTERISTICS





TLV2770 SHUTDOWN REVERSE ISOLATION



PARAMETER MEASUREMENT INFORMATION




Figure 57

driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output decreases the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 58. A minimum value of 20 Ω should work well for most applications.




Figure 58. Driving a Capacitive Load

APPLICATION INFORMATION

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 59. Output Offset Voltage Model

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 60).




Figure 60. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 61. 2-Pole Low-Pass Sallen-Key Filter



APPLICATION INFORMATION

using the TLV2772 as an accelerometer interface

The schematic, shown in Figure 62, shows the ACH04-08-05 interfaced to the TLV1544 10-bit analog-to-digital converter (ADC).

The ACH04-08-05 is a shock sensor designed to convert mechanical acceleration into electrical signals. The sensor contains three piezoelectric sensing elements oriented to simultaneously measure acceleration in three orthogonal, linear axes (x, y, z). The operating frequency is 0.5 Hz to 5 kHz. The output is buffered with an internal JFET and has a typical output voltage of 1.80 mV/g for the x and y axis and 1.35 mV/g for the z axis.

Amplification and frequency shaping of the shock sensor output is done by the TLV2772 rail-to-rail operational amplifier. The TLV2772 is ideal for this application as it offers high input impedance, good slew rate, and excellent dc precision. The rail-to-rail output swing and high output drive are perfect for driving the analog input of the TLV1544 ADC.




Figure 62. Accelerometer Interface Schematic

The sensor signal must be amplified and frequency-shaped to provide a signal the ADC can properly convert into the digital domain. Figure 62 shows the topology used in this application for one axis of the sensor. This system is powered from a single 3-V supply. Configuring the TLV431 with a 2.2-k Ω resistor produces a reference voltage of 1.23 V. This voltage is used to bias the operational amplifier and the internal JFETs in the shock sensor.

APPLICATION INFORMATION

gain calculation

Since the TLV2772 is capable of rail-to-rail output using a 3-V supply, $V_O = 0$ (min) to 3 V (max). With no signal from the sensor, nominal $V_O =$ reference voltage = 1.23 V. Therefore, the maximum negative swing from nominal is 0 V - 1.23 V = -1.23 V and the maximum positive swing is 3 V - 1.23 V = 1.77 V. By modeling the shock sensor as a low impedance voltage source with output of 2.25 mV/g (max) in the x and y axis and 1.7 mV/g (max) in the z axis, the gain of the circuit is calculated by equation 1.

$$Gain = \frac{Output Swing}{Sensor Signal \times Acceleration}$$
 (1)

To avoid saturation of the operational amplifier, the gain calculations are based on the maximum negative swing of –1.23 V and the maximum sensor output of 2.25 mV/g (x and y axis) and 1.70 mV/g (z axis).

Gain (x, y) =
$$\frac{-1.23 \text{ V}}{2.25 \text{ mV/g} \times -50 \text{ g}}$$
 = 10.9 (2)

and

Gain (z) =
$$\frac{-1.23 \text{ V}}{1.70 \text{ mV/g} \times -50 \text{ g}}$$
 = 14.5 (3)

By selecting R3 = 10 k Ω and R4 = 100 k Ω , in the x and y channels, a gain of 11 is realized. By selecting R3 = 7.5 k Ω and R4 = 100 k Ω , in the z channel, a gain of 14.3 is realized. The schematic shows the configuration for either the x- or y-axis.

bandwidth calculation

To calculate the component values for the frequency shaping characteristics of the signal conditioning circuit, 1 Hz and 500 Hz are selected as the minimum required 3-dB bandwidth.

To minimize the value of the input capacitor (C1) required to set the lower cutoff frequency requires a large value resistor for R2 is required. A 1-M Ω resistor is used in this example. To set the lower cutoff frequency, the required capacitor value for C1 is:

$$C1 = \frac{1}{2\pi f_{LOW} R_2} = 0.159 \,\mu\text{F} \tag{4}$$

Using a value of 0.22 μF, a more common value of capacitor, the lower cutoff frequency is 0.724 Hz.

To minimize the phase shift in the feedback loop caused by the input capacitance of the TLV2772, it is best to minimize the value of the feedback resistor R4. However, to reduce the required capacitance in the feedback loop a large value for R4 is required. Therefore, a compromise for the value of R4 must be made. In this circuit, a value of $100 \text{ k}\Omega$ has been selected. To set the upper cutoff frequency, the required capacitor value for C2 is:

$$C2 = \frac{1}{2\pi f_{HIGH} R_4} = 3.18 \,\mu\text{F} \tag{5}$$

Using a 2.2-nF capacitor, the upper cutoff frequency is 724 Hz.

R5 and C3 also cause the signal response to roll off. Therefore, it is beneficial to design this roll-off point to begin at the upper cutoff frequency. Assuming a value of 1 k Ω for R5, the value for C3 is calculated to be 0.22 μ F.



SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV277x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This helps to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 63 and is calculated by the following formula:

$$\mathsf{P}_\mathsf{D} = \left(\frac{\mathsf{T}_\mathsf{MAX}^{-\mathsf{T}}\mathsf{A}}{\theta_\mathsf{JA}}\right)$$

Where:

 P_D = Maximum power dissipation of TLV277x IC (watts)

 T_{MAX} = Absolute maximum junction temperature (150°C)

 T_A = Free-ambient air temperature (°C)


 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction-to-case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION

vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 63.

SGLS179D- SEPTEMBER 2003 - REVISED AUGUST 2008

APPLICATION INFORMATION

shutdown function

Three members of the TLV277x family (TLV2770/3/5) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 0.8 μ A/channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care needs to be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown. The shutdown terminal threshold is always referenced to $V_{DD}/2$. Therefore, when operating the device with split supply voltages (e.g. ± 2.5 V), the shutdown terminal needs to be pulled to $V_{DD}-$ (not GND) to disable the operational amplifier.

The amplifier's output with a shutdown pulse is shown in Figure 48 through Figure 50. The amplifier is powered with a single 5-V supply and configured as a noninverting configuration with a gain of 5. The amplifier turnon and turnoff times are measured from the 50% point of the shutdown pulse to the 50% point of the output waveform. The times for the single, dual, and quad are listed in the data tables. The *bump* on the rising edge of the TLV2770 output waveform is due to the start-up circuit on the bias generator. For the dual and quad (TLV2773/5), this *bump* is attributed to the bias generator's start-up circuit as well as the crosstalk between the other channel(s), which are in shutdown.

Figure 55 and Figure 56 show the amplifier's forward and reverse isolation in shutdown. The operational amplifier is powered by ± 1.35 -V supplies and configured as a voltage follower ($A_V = 1$). The isolation performance is plotted across frequency for both 0.1-V_{PP} and 2.7-V_{PP} input signals. During normal operation, the amplifier would not be able to handle a 2.7-V_{PP} input signal with a supply voltage of ± 1.35 V since it exceeds the common-mode input voltage range (V_{ICR}). However, this curve illustrates that the amplifier remains in shutdown even under a worst case scenario.



APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 8, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 4) and subcircuit in Figure 64 are generated using the TLV2772 typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 64. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.







6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV2771QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBPQ	Samples
TLV2772AQDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2772AQ	Samples
TLV2772AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2772AQ	Samples
TLV2772AQPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2772AQ	Samples
TLV2772QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2772Q1	Samples
TLV2772QPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2772Q1	Samples
TLV2772QPWRQ1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2772Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM



com 6-Feb-2020

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV2771-Q1, TLV2772-Q1, TLV2772A-Q1:

● Enhanced Product: TLV2772A-EP

Military: TLV2772AM

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Oct-2017


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2771QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2772AQPWRG4Q1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV2772QPWRG4Q1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV2772QPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 10-Oct-2017




*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2771QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2772AQPWRG4Q1	TSSOP	PW	8	2000	367.0	367.0	35.0
TLV2772QPWRG4Q1	TSSOP	PW	8	2000	367.0	367.0	35.0
TLV2772QPWRQ1	TSSOP	PW	8	2000	367.0	367.0	35.0



SMALL OUTLINE TRANSISTOR




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.




SMALL OUTLINE TRANSISTOR



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR






^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated