SLLS185D – DECEMBER 1994 – REVISED JULY 2001

<ul> <li>Meets or Exceeds the Requirements of</li></ul>	DW OR N PACKAGE
ANSI TIA/EIA-232-F and ITU V.28	(TOP VIEW)
<ul> <li>Designed to Support Data Rates up to</li></ul>	$V_{DD}$ $\begin{bmatrix} 1 & 16 \end{bmatrix} V_{CC}$
120 kbit/s Over 3-m Cable	1RA $\begin{bmatrix} 2 & 15 \end{bmatrix}$ 1RY
<ul> <li>ESD Protection Exceeds 5 kV on All Pins</li> </ul>	1DY 3 14 11DA
<ul> <li>Flow-Through Design</li> </ul>	2RA 🚺 4 13 🗍 2RY
<ul> <li>Wide-Driver Supply Voltage ±7.5 V to</li></ul>	2DY [] 5 12 [] 2DA
±15 V	3RA [] 6 11 [] 3RY
<ul> <li>Functionally Interchangeable With Motorola MC145406 and Texas Instruments SN75C1406</li> </ul>	3DY [ 7 10 ] 3DA V <sub>SS</sub> [ 8 9 ] GND

#### description

The TL145406 is a bipolar device containing three independent drivers and receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). The drivers and receivers of the TL145406 are similar to those of the SN75188 quadruple driver and SN75189A quadruple receiver, respectively. The pinout matches the flow-through design of the SN75C1406 to reduce the board space required and to allow easy interconnection. The bipolar circuits and processing of the TL145406 provide a rugged low-cost solution for this function at the expense of quiescent power and external passive components relative to the SN75C1406.

The TL145406 complies with the requirements of TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and peripheral at signaling rates up to 20 kbit/s. The switching speeds of the TL145406 are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be assured unless the designer has design control of the cable and of the interface circuits at both ends. For interoperability at signaling rates to 120 kbit/s, use of TIA/EIA-423-B (ITU V.10) and TIA/EIA-422-B (ITU V.11) standards is recommended.

The TL145406 is characterized for operation from 0°C to 70°C.

	AVAILABLE OPTIONS										
	PACKAGED DEVICES										
т <sub>А</sub>	PLASTIC DIP (N)	PLASTIC SMALL OUTLINE (DW)									
0°C to 70°C	TL145406N	TL145406DW									

AVAU ADI E ODTIONO

The DW package also is available taped and reeled. Add the suffix R to the device type (e.g., TL145406DWR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

SLLS185D - DECEMBER 1994 - REVISED JULY 2001

#### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)


**Typical of Each Receiver** 







#### schematic (each driver)




Resistor values shown are nominal.



SLLS185D - DECEMBER 1994 - REVISED JULY 2001

#### schematic (each receiver)



Resistor values shown are nominal.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage (see Note 1): V <sub>CC</sub>	10 V
V <sub>DD</sub>	
V <sub>SS</sub>	15 V
Input voltage range: Driver	$\ldots$ –15 V to 7 V
Receiver	$\ldots$ $-30$ V to 30 V
Driver output voltage range	–15 V to 15 V
Receiver low-level output current	20 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	57°C/W
N package	67°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T <sub>stg</sub>	

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to the network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SLLS185D - DECEMBER 1994 - REVISED JULY 2001

#### recommended operating conditions

		MIN	NOM	MAX	UNIT	
V <sub>DD</sub>	Supply voltage	7.5	9	15	V	
VSS	Supply voltage	-7.5	-9	-15	V	
VCC	Supply voltage	4.5	5	5.5	V	
VIH	High-level input voltage (driver only)	1.9			V	
VIL	Low-level input voltage (driver only)			0.8	V	
1	Driver			-6		
IOH	High-level output current Receiver			-0.5	mA	
	Driver			6		
IOL	Low-level output current Receiver			16	mA	
TA	Operating free-air temperature	0		70	°C	

#### supply currents

	PARAMETER		TEST CC	NDITIONS		MIN	TYP	MAX	UNIT
				V <sub>DD</sub> = 9 V,	$V_{SS} = -9 V$			15	
		All inputs at 1.9 V,	No load	$V_{DD} = 12 V,$	$V_{SS} = -12 V$			19	
I	Cumply ourrest from M			V <sub>DD</sub> = 15 V,	$V_{SS} = -15 V$			25	
IDD	Supply current from V <sub>DD</sub>			V <sub>DD</sub> = 9 V,	$V_{SS} = -9 V$			4.5	mA
		All inputs at 0.8 V,	No load	$V_{DD} = 12 V,$	$V_{SS} = -12 V$			5.5	
				$V_{DD} = 15 V,$	$V_{SS} = -15 V$			9	
			No load	V <sub>DD</sub> = 9 V,	$V_{SS} = -9 V$			-15	
		All inputs at 1.9 V,		V <sub>DD</sub> = 12 V,	$V_{SS} = -12 V$			-19	
Ι.	O			$V_{DD} = 15 V,$	$V_{SS} = -15 V$			-25	
ISS	Supply current from VSS			V <sub>DD</sub> = 9 V,	$V_{SS} = -9 V$			-3.2	mA
		All inputs at 0.8 V,	No load	$V_{DD} = 12 V,$	$V_{SS} = -12 V$			-3.2	
				$V_{DD} = 15 V,$	$V_{SS} = -15 V$			-3.2	
ICC	Supply current from $V_{CC}$	All inputs at 5 V,	No load,	$V_{CC} = 5 V$			13.2	20	mA



SLLS185D - DECEMBER 1994 - REVISED JULY 2001

#### DRIVER SECTION

# electrical characteristics over recommended operating free-air temperture range, $V_{DD}$ = 9 V, $V_{SS}$ = -9 V, $V_{CC}$ = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT	
Vон	High-level output voltage	V <sub>IL</sub> = 0.8 V,	$R_L = 3 k\Omega$ ,	See Figure 1	6	7.5		V
VOL	Low-level output voltage (see Note 3)	V <sub>IH</sub> = 1.9 V,	$R_L = 3 k\Omega$ ,	See Figure 1		-7.5	-6	V
IIH	High-level input current	V <sub>I</sub> = 5 V,	See Figure 2				10	μΑ
۱ <sub>IL</sub>	Low-level input current	$V_{I} = 0,$	See Figure 2				-1.6	mA
IOS(H)	High-level short-circuit output current (see Note 4)	V <sub>IL</sub> = 0.8 V,	$V_{O} = 0 \text{ or } V_{SS},$	See Figure 1	-4.5	-10	-19.5	mA
IOS(L)	Low-level short-circuit output current	V <sub>IH</sub> = 2 V,	$V_{O} = 0 \text{ or } V_{DD},$	See Figure 1	4.5	10	19.5	mA
rO	Output resistance (see Note 5)	$V_{CC} = V_{DD} =$	300			Ω		

NOTES: 3. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only (e.g., if –10 V is maximum, the typical value is a more negative voltage).

4. Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.

5. Test conditions are those specified by TIA/EIA-232-F and as listed above.

#### switching characteristics, $V_{CC}$ = 5 V, $V_{DD}$ = 12 V, $V_{SS}$ = -12 V, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	$R_L$ = 3 k $\Omega$ to 7 k $\Omega,C_L$ = 15 pF, See Figure 3		315	500	ns
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	$R_L$ = 3 k $\Omega$ to 7 k $\Omega$ , $C_L$ = 15 pF, See Figure 3		75	175	ns
		$R_L$ = 3 k $\Omega$ to 7 k $\Omega,C_L$ = 15 pF, See Figure 3		60	100	ns
<sup>t</sup> TLH		$R_L = 3 \text{ k}\Omega$ to 7 k $\Omega$ , $C_L = 2500 \text{ pF}$ , See Figure 3 and Note 6		1.7	2.5	μs
		$R_L$ = 3 k $\Omega$ to 7 k $\Omega$ , $C_L$ = 15 pF, See Figure 3		40	75	ns
<sup>t</sup> THL	Transition time, high- to low-level output	$R_L = 3 \text{ k}\Omega$ to 7 k $\Omega$ , $C_L = 2500 \text{ pF}$ , See Figure 3 and Note 7		1.5	2.5	μs

NOTES: 6. Measured between –3-V and 3-V points of the output waveform (TIA/EIA-232-F conditions). All unused inputs are tied. 7. Measured between 3-V and –3-V points of the output waveform (TIA/EIA-232-F conditions). All unused inputs are tied.



SLLS185D - DECEMBER 1994 - REVISED JULY 2001

### **RECEIVER SECTION**

#### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
\/	Desitive reion three held velters	Coo Figure F	$T_A = 25^{\circ}C$	1.75	1.9	2.3	V
VIT+	Positive-going threshold voltage	See Figure 5	$T_A = 0^{\circ}C$ to $70^{\circ}C$	1.55		2.3	V
$V_{IT-}$	Negative-going threshold voltage			0.75	0.97	1.25	V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT</sub> _)			0.5			V
V <sub>OH</sub> High	I Park Jacob Landard and tank	0.5 m	VIH = 0.75 V	2.6	4	5 V	
	High-level output voltage	I <sub>OH</sub> = -0.5 mA	Inputs open	2.6			V
VOL	Low-level output voltage	I <sub>OL</sub> = 10 mA,	V <sub>I</sub> = 3 V		0.2	0.45	V
	Link lavel innut express	V <sub>I</sub> = 25 V,	See Figure 5	3.6		8.3	
ΙН	High-level input current	V <sub>I</sub> = 3 V,	See Figure 5	0.43			mA
1	Low-level input current	$V_{I} = -25 V$ ,	See Figure 5	-3.6		-8.3	mA
ΊL		$V_{I} = -3 V$ ,	See Figure 5	-0.43			ШA
IOS	Short-circuit output current				-3.4	-12	mA

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5$ ,  $V_{DD} = 9$  V, and  $V_{SS} = -9$  V.

### switching characteristics, V<sub>CC</sub> = 5 V, V<sub>DD</sub> = 12 V, V<sub>SS</sub> = –12 V, T<sub>A</sub> = 25°C

	PARAMETER	TE	EST CONDITIC	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 50 pF,	$R_L = 5 k\Omega$ ,	See Figure 6		107	425	ns
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	C <sub>L</sub> = 50 pF,	$R_L = 5 k\Omega$ ,	See Figure 6		42	150	ns
<sup>t</sup> TLH	Transition time, low- to high-level output	C <sub>L</sub> = 50 pF,	$R_L = 5 k\Omega$ ,	See Figure 6		175	400	ns
<sup>t</sup> THL	Transition time, high- to low-level output	C <sub>L</sub> = 50 pF,	$R_L = 5 k\Omega$ ,	See Figure 6		16	60	ns

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for  $V_{OH}$ ,  $V_{OL}$ ,  $I_{OS(H)}$ , and  $I_{OS(L)}$ 





Figure 2. Driver Test Circuit for IIH and IIL



SLLS185D - DECEMBER 1994 - REVISED JULY 2001


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $t_W = 25 \mu s$ , PRR = 20 kHz,  $Z_O = 50 \Omega$ ,  $t_f = t_f < 50 ns$ .

Figure 3. Driver Test Circuit and Voltage Waveforms



**TEST CIRCUIT** 

**VOLTAGE WAVEFORMS** 


NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $t_W = 25 \mu s$ , PRR = 20 kHz,  $Z_O = 50 \Omega$ ,  $t_r = t_f < 50 ns$ .

Figure 6. Receiver Propagation and Transition Times



SLLS185D - DECEMBER 1994 - REVISED JULY 2001



#### **TYPICAL CHARACTERISTICS**



70

60

50

40

T<sub>A</sub> – Free-Air Temperature – °C

 $R_L = 3 k\Omega$  $T_A = 25^{\circ}C$ 

100

1000

CL – Load Capacitance – pF

Figure 10

10000

1

10

-12

0


10

20

30

Figure 9

SLLS185D - DECEMBER 1994 - REVISED JULY 2001



#### **TYPICAL CHARACTERISTICS**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Figure 14

SLLS185D - DECEMBER 1994 - REVISED JULY 2001

#### **APPLICATION INFORMATION**

Diodes placed in series with the V<sub>DD</sub> and V<sub>SS</sub> leads protect the TL145406 during the fault condition in which the device outputs are shorted to  $\pm$ 15 V and the power supplies are at low. Diodes also provide low-impedance paths to ground (see Figure 15).




Figure 15. Power-Supply Protection to Meet Power-Off Fault Conditions of ANSI TIA/EIA-232-F





6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TL145406DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406	Samples
TL145406DWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406	Samples
TL145406DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL145406	Samples
TL145406N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	TL145406N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL145406DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Feb-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL145406DWR	SOIC	DW	16	2000	350.0	350.0	43.0

# **DW 16**

# **GENERIC PACKAGE VIEW**

### SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **DW0016A**



# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



# DW0016A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0016A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated