

FAST CMOS 18-BIT REGISTERED TRANSCEIVER

IDT74FCT16501AT/CT


FEATURES:

- 0.5 MICRON CMOS Technology
- · High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage ≤ 1µA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- High drive outputs (-32mA IOH, 64mA IOL)
- · Power off disable outputs permit "live insertion"
- Typical VOLP (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C
- Available in TSSOP package

DESCRIPTION:

The FCT16501T 18-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. OEAB is the output enable for the B port. Data flow from the B port to the A port is similar but requires using OEBA, LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT16501T are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.




TO 17 OTHER CHANNELS

1

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION



TSSOP TOP VIEW

PIN DESCRIPTION

Pin Names	Description			
OEAB	A-to-B Output Enable Input			
OEBA	B-to-A Output Enable Input (Active LOW)			
LEAB	A-to-B Latch Enable Input			
LEBA	B-to-A Latch Enable Input			
CLKAB	A-to-B Clock Input			
CLKBA	B-to-A Clock Input			
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs			
Bx	B-to-A Data Inputs or A-to-B 3-State Outputs			

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to 7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +120	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. All device terminals except FCT162XXX Output and I/O terminals.

3. Output and I/O terminals for FCT162XXX.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	рF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

FUNCTION TABLE^(1, 4)

	Outputs			
OEAB	LEAB	CLKAB	Ax	Вх
L	Х	Х	Х	Z
Н	Н	Х	L	L
Н	Н	Х	Н	Н
Н	L	\uparrow	L	L
Н	L	↑	Н	Н
Н	L	L	Х	B ⁽²⁾
Н	L	Н	Х	B ⁽³⁾

NOTES:

1. A-to-B data flow is shown. B-to-A data flow is similar but uses $\overline{\text{OEBA}},$ LEBA, and CLKBA.

2. Output level before the indicated steady-state input conditions were established.

Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

4. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-impedance

↑ = LOW-to-HIGH Transition

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40° C to $+85^{\circ}$ C, Vcc = $5.0V \pm 10\%$

Symbol	Parameter	Test Condit	tions ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	-	V
Vil	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
Ін	Input HIGH Current (Input pins) ⁽⁵⁾	Vcc = Max.	VI = VCC	_	—	±1	μA
	Input HIGH Current (I/O pins) ⁽⁵⁾			_	—	±1	
lı∟	Input LOW Current (Input pins) ⁽⁵⁾		VI = GND	_	—	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			_	_	±1	
Іоzн	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	—	±1	μA
Iozl	(3-State Output pins) ⁽⁵⁾		Vo = 0.5V	_	—	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA	•	_	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		-80	-140	-250	mA
Vн	Input Hysteresis	_		_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max. VIN = GND or Vcc		_	5	500	μA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Тур. ⁽²⁾	Max.	Unit
lo	Output Drive Current	Vcc = Max., Vo = 2.5V ⁽³⁾		-50	_	-180	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = –3mA	2.5	3.5	_	
		VIN = VIH or VIL	Іон = –15mA	2.4	3.5	_	V
			$IOH = -32mA^{(4)}$	2	3	_	
Vol	Output LOW Voltage	Vcc = Min.	IOL = 64mA	_	0.2	0.55	V
		VIN = VIH or VIL					
IOFF	Input/Output Power Off Leakage ⁽⁵⁾	VCC = 0V, VIN or VO ≤ 4.5 V		_	_	±1	μA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. Duration of the condition can not exceed one second.

5. This test limit for this parameter is $\pm 5\mu A$ at TA = $-55^{\circ}C$.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽	1)	Min.	Тур. ⁽²⁾	Max.	Unit
ΔICC	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max., OutputsOpen OEAB = OEBA = Vcc or GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	75	120	μΑ/ MHz
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max., OutputsOpen fcP = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = Vcc	VIN = VCC VIN = GND		0.8	1.7	mA
		LEAB = GND One Bit Toggling fi = 5MHz 50% Duty Cycle	Vin = 3.4V VIN = GND	_	1.3	3.2	
		Vcc = Max., OutputsOpen fcP = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = Vcc	VIN = VCC VIN = GND		3.8	6.5 ⁽⁵⁾	
		LEAB = GND Eighteen Bits Toggling fi = 2.5MHz 50% Duty Cycle	Vin = 3.4V Vin = GND	_	8.5	20.8 ⁽⁵⁾	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC + Δ ICC DHNT + ICCD (fCPNCP/2 + fiNi)

Icc = Quiescent Current (IccL, IccH and Iccz)

- Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
- Dн = Duty Cycle for TTL Inputs High
- NT = Number of TTL Inputs at DH
- ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

				FCT16	501AT	FCT16	501CT	
Symbol	Parameter		Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
f MAX	CLKAB or CLKBA frequency ⁽³⁾		CL = 50pF	_	150	_	150	MHz
t PLH	Propagation Delay		$RL = 500\Omega$	1.5	5.1	1.5	4.3	ns
t PHL	Ax to Bx or Bx to Ax							
t PLH	Propagation Delay			1.5	5.6	1.5	4.4	ns
t PHL	LEBA to Ax, LEAB to Bx							
t PLH	Propagation Delay			1.5	5.6	1.5	4.4	ns
t PHL	CLKBA to Ax, CLKAB to Bx							
t PZH	Output Enable Time			1.5	6	1.5	4.8	ns
tPZL	OEBA to Ax, OEAB to Bx							
t PHZ	Output Disable Time			1.5	5.6	1.5	5.2	ns
tPLZ	OEBA to Ax, OEAB to Bx							
tsu	Set-up Time, HIGH or LOW			3	—	2.4	-	ns
	Ax to CLKAB, Bx to CLKBA							
ħ	Hold Time, HIGH or LOW			0	—	0	-	ns
	Ax to CLKAB, Bx to CLKBA	_						
tsu	Set-up Time HIGH or LOW	Clock LOW		3		2	—	ns
	Ax to LEAB, Bx to LEBA	Clock HIGH		1.5	—	1.5	_	
ħ	Hold Time, HIGH or LOW			1.5	—	0.5	-	ns
	Ax to LEAB, Bx to LEBA							
tw	LEAB or LEBA Pulse Width HIGH ⁽³⁾			3	_	3	_	ns
tw	CLKAB or CLKBA Pulse Width I	HIGH or LOW ⁽³⁾		3	_	3	—	ns
tsk(o)	Output Skew ⁽⁴⁾			—	0.5	_	0.5	ns

NOTES:


1. See test circuits and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.


3. This parameter is guaranteed but not tested.

4. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.

ORDERING INFORMATION



Datasheet Document History

09/28/09 Pg. 7 Updated the ordering information by removing the "IDT" notation and non RoHS part.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/