



Sample &

Buy





SN65EPT22

SLLS926B-DECEMBER 2008-REVISED NOVEMBER 2014

SN65EPT22 3.3 V Dual LVTTL/LVCMOS to Differential LVPECL Buffer

1 Features

Texas

INSTRUMENTS

- Dual 3.3V LVTTL to LVPECL Buffer
- Operating Range
 - LVPECL V_{CC} = 3.0 V to 3.6 V With GND = 0 V
- Support for Clock Frequencies to 2.0 GHz (typ)
- 420 ps Typical Propagation Delay
- Deterministic HIGH Output Value for Open Input Conditions
- Built-in Temperature Compensation
- Drop in Compatible to MC100ELT23
- PNP Single Ended Inputs for Minimal Loading

2 Applications

- Data and Clock Transmission Over Backplane
- Signaling Level Conversion

4 Simplified Schematic

3 Description

The SN65EPT22 is a low power dual LVTTL to LVPECL translator device. The device includes circuitry to maintain known logic HIGH level when inputs are in open condition. The SN65EPT22 is housed in an industry standard SOIC-8 package and is also available in TSSOP-8 package option.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CN65EDT00	SOIC (8)	4.90mm x 3.91mm
SN65EPT22	VSSOP (8)	3.00mm x 3.00mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.




Table of Contents

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Sim	plified Schematic	1
5	Rev	ision History	2
6	Pin	Configuration and Functions	3
7	Spe	cifications	3
	7.1	Absolute Maximum Ratings	3
	7.2	Handling Ratings	3
	7.3	Power Dissipation Ratings	4
	7.4	Thermal Information	4

	7.5	Key Attributes	4
	7.6	TTL Input DC Characteristics	4
	7.7	PECL Output DC Characteristics	5
	7.8	AC Characteristics	5
	7.9	Typical Characteristics	7
8	Dev	ice and Documentation Support	8
	8.1	Trademarks	8
	8.2	Electrostatic Discharge Caution	8
	8.3	Glossary	8
9		hanical, Packaging, and Orderable rmation	8

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

 Changes from Revision A (November 2010) to Revision B Deleted the Ordering Information table	Page	
•	Deleted the Ordering Information table	1
•	Added the Device Information table	1
•	Added the Simplified Schematic	1
•	Added the Handling Ratings	3

Changes from Original (November 2010) to Revision A

Changed	SN65EPT22 to EPT22	(2 places) in Ordering	Information Table under	Part Marking column	1
---------	--------------------	------------------------	-------------------------	---------------------	---

EXAS NSTRUMENTS


www.ti.com

Page



SLLS926B – DECEMBER 2008 – REVISED NOVEMBER 2014

6 Pin Configuration and Functions



Pin Functions

PIN	FUNCTION
D ₀ , D ₁	LVTTL data inputs
$Q_0, \overline{Q}_0, Q_1, \overline{Q}_1$	LVPECL outputs
V _{CC}	Positive supply
GND	Ground

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

PARAMETER	CONDITION	MIN	MAX	UNIT
Absolute supply voltage, V_{CC}			6	V
Absolute input voltage, VI	$GND = 0$ and $VI \le V_{CC}$	0	6	V
Supply voltage LVPEL			3.3	V
Output ourroat	Continuous		50	
Output current	Surge		100	mA
Operating temperature range		-40	85	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	ge	-65	150	°C
V _(ESD) Electrostatic discharge	Electrostatia discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-4	4	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-2	2	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

SN65EPT22

SLLS926B-DECEMBER 2008-REVISED NOVEMBER 2014



www.ti.com

7.3 Power Dissipation Ratings

PACKAGE	CIRCUIT BOARD MODEL	POWER RATING T _A < 25°C (mW)	THERMAL RESISTANCE, JUNCTION TO AMBIENT NO AIRFLOW	DERATING FACTOR T _A > 25°C (mW/°C)	POWER RATING T _A = 85°C (mW)
D	Low-K	719	139	7	288
D	High-K	840	119	8	336
DOK	Low-K	469	213	5	188
DGK	High-K	527	189	5	211

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		D	DGK	
		8 PINS	8 PINS	UNIT
$R_{\theta J B}$	Junction-to-board thermal resistance	79	120	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance	98	74	°C/VV

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Key Attributes

CHARACTERISTICS		VALUE
Moisture sensitivity level		Lead free package
	SOIC-8	Level 1
	VSSOP-8	Level 3
Flammability rating (Oxygen Index: 28 to 34)		UL 94 V-0 at 0.125 in
Meets or exceeds JEDEC Spec EIA/JESD78 latchup test		

7.6 TTL Input DC Characteristics⁽¹⁾

$(V_{CC} = 3.3 \text{ V}, \text{ GND} = 0, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C})$

	CHARACTERISTIC	CONDITION	MIN	TYP M	AX	UNIT
I _{IH}	Input HIGH current	V _{IN} = 2.7 V			20	μA
I _{IHH}	Input HIGH current max	$V_{IN} = V_{CC}$		1	00	μA
I_{IL}	Input LOW current	V _{IN} = 0.5 V		_	0.6	mA
V _{IK}	Input clamp voltage	$I_{IN} = -18 \text{ mA}$			-1	V
V _{IH}	Input high voltage		2.0			V
VIL	Input low voltage				0.8	V

(1) Device will meet the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

7.7 PECL Output DC Characteristics⁽¹⁾

 $(V_{CC} = 3.3 \text{ V}; \text{GND} = 0.0 \text{V})^{(2)}$

CHARACTERISTIC		–40°C			25°C			85°C			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I _{CC}	Power supply current		39	45		42	47		45	50	mA
V _{OH}	Output HIGH voltage (3)	2155	2224	2405	2155	2224	2405	2155	2224	2405	mV
V _{OL}	Output LOW voltage ⁽³⁾	1355	1441	1605	1355	1438	1605	1355	1435	1605	mV

(1) Device will meet the specifications after thermal balance has been established when mounted in a socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Output parameters vary 1:1 with V_{CC}

(3) All loading with 50 Ω to V_{CC} –2.0V

7.8 AC Characteristics ⁽¹⁾

 $(V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}; \text{ GND} = 0 \text{ V})^{(2)}$

CHARACTERISTIC		–40°C			25°C			85°C			UNIT
	CHARACTERISTIC	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{MAX}	Max switching frequency ⁽³⁾ , see Figure 5		2.1			2.0			2.0		GHz
t _{PLH} / t _{PHL}	Propagation delay to differential output	230		550	230		550	230		550	ps
	Within device skew ⁽⁴⁾		25	50		25	50		25	50	ps
t _{SKEW}	Device to device skew ⁽⁵⁾		100	200		100	200		100	200	ps
t _{JITTER}	Random clock jitter (RMS)		0.2	0.8		0.2	0.8		0.2	0.8	ps
t _r / t _f	Output rise/fall times (20%-80%)	150		300	150		300	150		300	ps

(1) Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Measured using a 2.4 V source, 50% duty cycle clock source. All loading with 50 Ω to VCC – 2.0 V. (2)

(3)

Maximum switching frequency measured at output amplitude of 300 mV_{pp}. Skew is measured between outputs under identical transitions and conditions on any one device. (4)

Device-to-Device Skew for identical transitions at identical VCC levels. (5)




Figure 1. Termination for Output Driver






Figure 2. Output Propagation Delay




Figure 3. Output Rise and Fall Times




Figure 4. Device Skew



7.9 Typical Characteristics




Figure 5. Output Amplitude versus Frequency

8 Device and Documentation Support

8.1 Trademarks

All trademarks are the property of their respective owners.

8.2 Electrostatic Discharge Caution



8

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65EPT22D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	EPT22	Samples
SN65EPT22DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIQI	Samples
SN65EPT22DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIQI	Samples
SN65EPT22DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	EPT22	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65EPT22DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65EPT22DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65EPT22DGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
SN65EPT22DR	SOIC	D	8	2500	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65EPT22D	D	SOIC	8	75	506.6	8	3940	4.32
SN65EPT22DGK	DGK	VSSOP	8	80	330.2	6.6	3005	1.88

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated