


P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY			
V _{DS} (V)	R _{DS(on)} (Ω) (Max.)	I _D (A) ^a	Q _g (Typ.)
- 20	0.0098 at V _{GS} = - 4.5 V	- 25	43 nC
	0.0114 at V _{GS} = - 3.7 V	- 25	
	0.0143 at V _{GS} = - 2.5 V	- 25	
	0.0250 at V _{GS} = - 1.8 V	- 7	

PowerPAK ChipFET Single



Ordering Information:
Si5415EDU-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES

- TrenchFET® Power MOSFET
- Thermally Enhanced PowerPAK® ChipFET Package
 - Small Footprint Area
 - Low On-Resistance
- 100 % R_g and UIS Tested
- Typical ESD Protection: 5500 V (HBM)
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912




RoHS
COMPLIANT
HALOGEN
FREE

APPLICATIONS

- Portable Devices such as Smart Phones, Tablet PCs and Mobile Computing
 - Battery Switch
 - Load Switch
 - Power Management

Marking Code
 XXX
 Lot Traceability and Date Code
 Part # Code



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T_C = 25 °C, unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	- 20	V
Gate-Source Voltage	V _{GS}	± 8	
Continuous Drain Current (T _J = 150 °C)	T _C = 25 °C	I _D	A
	T _C = 70 °C	- 25 ^a	
	T _A = 25 °C	- 15 ^{b, c}	
	T _A = 70 °C	- 12 ^{b, c}	
Pulsed Drain Current (t = 300 μs)	I _{DM}	- 70	
Continuous Source-Drain Diode Current	T _C = 25 °C	- 25 ^a	
	T _A = 25 °C	- 2.6 ^{b, c}	
Single Avalanche Current	I _{AS}	- 15	
Single Avalanche Energy	E _{AS}	11	
Maximum Power Dissipation	T _C = 25 °C	31	W
	T _C = 70 °C	20	
	T _A = 25 °C	3.1 ^{b, c}	
	T _A = 70 °C	2 ^{b, c}	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 50 to 150	°C
Soldering Recommendations (Peak Temperature) ^{d, e}		260	

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R _{thJA}	34	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	3	

Notes







- Package limited.
- Surface mounted on 1" x 1" FR4 board.
- t = 5 s.
- See solder profile (www.vishay.com/doc?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under steady state conditions is 90 °C/W.







SPECIFICATIONS ($T_J = 25^\circ\text{C}$, unless otherwise noted)							
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0\text{ V}$, $I_D = -250\text{ }\mu\text{A}$	-20			V	
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = -250\text{ }\mu\text{A}$		-11		mV/°C	
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})}/T_J$			2.8			
Gate-Source Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}$, $I_D = -250\text{ }\mu\text{A}$	-0.4		-1	V	
Gate-Source Leakage	I_{GSS}	$V_{DS} = 0\text{ V}$, $V_{GS} = \pm 8\text{ V}$			± 2	μA	
		$V_{DS} = 0\text{ V}$, $V_{GS} = \pm 4.5\text{ V}$			± 0.2		
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -20\text{ V}$, $V_{GS} = 0\text{ V}$			-1	μA	
		$V_{DS} = -20\text{ V}$, $V_{GS} = 0\text{ V}$, $T_J = 55^\circ\text{C}$			-10		
On-State Drain Current ^a	$I_{D(\text{on})}$	$V_{DS} \leq -5\text{ V}$, $V_{GS} = -4.5\text{ V}$	-10			A	
Drain-Source On-State Resistance ^a	$R_{DS(\text{on})}$	$V_{GS} = -4.5\text{ V}$, $I_D = -10\text{ A}$		0.0081	0.0098	Ω	
		$V_{GS} = -3.7\text{ V}$, $I_D = -5\text{ A}$		0.0094	0.0114		
		$V_{GS} = -2.5\text{ V}$, $I_D = -5\text{ A}$		0.0116	0.0143		
		$V_{GS} = -1.8\text{ V}$, $I_D = -2\text{ A}$		0.0200	0.0250		
Forward Transconductance ^a	g_{fs}	$V_{GS} = -10\text{ V}$, $I_D = -10\text{ A}$		47		S	
Dynamic^b							
Input Capacitance	C_{iss}	$V_{DS} = -10\text{ V}$, $V_{GS} = 0\text{ V}$, $f = 1\text{ MHz}$		4300		pF	
Output Capacitance	C_{oss}			445			
Reverse Transfer Capacitance	C_{rss}			400			
Total Gate Charge	Q_g	$V_{DS} = -10\text{ V}$, $V_{GS} = -8\text{ V}$, $I_D = -14\text{ A}$		80	120	nC	
Gate-Source Charge	Q_{gs}	$V_{DS} = -10\text{ V}$, $V_{GS} = -4.5\text{ V}$, $I_D = -14\text{ A}$		43	65		
Gate-Drain Charge	Q_{gd}			7			
Gate Resistance	R_g			11.4			
Turn-On Delay Time	$t_{d(\text{on})}$	$f = 1\text{ MHz}$ $V_{DD} = -10\text{ V}$, $R_L = 1\Omega$ $I_D \equiv -10\text{ A}$, $V_{GEN} = -4.5\text{ V}$, $R_g = 1\Omega$		0.6	3.3	6.6	Ω
Rise Time	t_r				30	60	ns
Turn-Off Delay Time	$t_{d(\text{off})}$				45	90	
Fall Time	t_f				75	150	
Turn-On Delay Time	$t_{d(\text{on})}$				25	50	
Rise Time	t_r				12	25	
Turn-Off Delay Time	$t_{d(\text{off})}$				5	10	
Fall Time	t_f				80	160	
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I_S	$T_C = 25^\circ\text{C}$			-25	A	
Pulse Diode Forward Current	I_{SM}				-70		
Body Diode Voltage	V_{SD}	$I_S = -10\text{ A}$, $V_{GS} = 0\text{ V}$		-0.8	-1.2	V	
Body Diode Reverse Recovery Time	t_{rr}	$I_F = -10\text{ A}$, $dI/dt = 100\text{ A}/\mu\text{s}$, $T_J = 25^\circ\text{C}$		35	70	ns	
Body Diode Reverse Recovery Charge	Q_{rr}			21	40		
Reverse Recovery Fall Time	t_a			20			
Reverse Recovery Rise Time	t_b			15			




Notes

a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Gate Current vs. Gate-Source Voltage

Transfer Characteristics

Gate Current vs. Gate-Source Voltage

On-Resistance vs. Drain Current and Gate Voltage

Output Characteristics

Capacitance

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Gate Charge

On-Resistance vs. Gate-to-Source Voltage

On-Resistance vs. Junction Temperature

Threshold Voltage

Source-Drain Diode Forward Voltage

Single Pulse Power, Junction-to-Ambient



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)


* The power dissipation P_D is based on $T_{J(\text{max.})} = 150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Normalized Thermal Transient Impedance, Junction-to-Ambient

Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62837.


PowerPAK® ChipFET® Case Outline




Side view of single Side view of dual



Backside view of single pad



Backside view of dual pad



Detail Z


DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.85	0.028	0.030	0.033
A1	0	-	0.05	0	-	0.002
b	0.25	0.30	0.35	0.010	0.012	0.014
C	0.15	0.20	0.25	0.006	0.008	0.010
D	2.92	3.00	3.08	0.115	0.118	0.121
D1	1.75	1.87	2.00	0.069	0.074	0.079
D2	1.07	1.20	1.32	0.042	0.047	0.052
D3	0.20	0.25	0.30	0.008	0.010	0.012
E	1.82	1.90	1.98	0.072	0.075	0.078
E1	1.38	1.50	1.63	0.054	0.059	0.064
E2	0.92	1.05	1.17	0.036	0.041	0.046
E3	0.45	0.50	0.55	0.018	0.020	0.022
e	0.65 BSC			0.026 BSC		
H	0.15	0.20	0.25	0.006	0.008	0.010
K	0.25	-	-	0.010	-	-
K1	0.30	-	-	0.012	-	-
K2	0.20	-	-	0.008	-	-
K3	0.20	-	-	0.008	-	-
L	0.30	0.35	0.40	0.012	0.014	0.016

C14-0630-Rev. E, 21-Jul-14

DWG: 5940

Note

- Millimeters will govern

RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Single

Recommended Minimum Pads
Dimensions in mm/(Inches)

[Return to Index](#)

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Vishay](#):

[SI5415EDU-T1-GE3](#)