

SBES015A - DECEMBER 2010 - REVISED JANUARY 2011

VSP7500

/SP7502

FOUR-CHANNEL IMAGE SENSOR ANALOG FRONT-END

Check for Samples: VSP7500, VSP7502

FEATURES

- Four-Channel Signal Paths
 - VSP7500: Supports CDS Input
 - VSP7502: Supports SH Input
- Maximum Data Throughput: 56 MHz
- Dual Inputs for Each Signal Path
- 16-Bit A/D Conversion:
 - No Missing Codes Ensured
- Programmable Gain Amplifier (PGA):
 - Analog Front Gain: 0 dB to +9.6 dB (0.28-dB Step)
 - Digital Gain: 0 dB to +32 dB (0.032-dB Step)
- Wide Range of Input Common Voltage
- Operation Voltage and Power Consumption:
 - Voltage: 1.65 V to 1.95 V and 2.7 V to 3.6 V
- Power: 400 mW (at VDD = 1.8 V, f_{MCLK} = 50 MHz)

APPLICATIONS

- Digital Video Cameras (DVCs)
- Digital Still Cameras (DSCs)
- Front End for Multichannel Sensors
- High-Speed Machine Vision
- High-Resolution Surveillance Cameras
- High-Speed/High-Resolution Scanners
- Medical

DESCRIPTION

The VSP7500/VSP7502 are four-channel analog front-ends (AFEs) for imaging signals. These devices double include a correlated sampler (CDS), programmable gain amplifier (PGA), analog-to-digital converter (ADC), input clamp, optical black (OB) level clamp loop, serial interface, and adjustable sampling timing control. The VSP7502 provides the same functionality with a sample/hold (S/H) mode to CMOS support and CIS sensors. The VSP7500/VSP7502 are offered in a BGA-159 package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

VSP7500 VSP7502



SBES015A-DECEMBER 2010-REVISED JANUARY 2011

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUATITY			
VSP7500	BGA-159	ZWV	–25°C to +85°C	VSP7500ZWV	VSP7500ZWV	Tray, 360			
V3F7500	BGA-159	2000			VSP7500ZWVR	Tape and Reel, 3000			
V0D7500	DOA 450 700/		25%C to 195%C	\/CD75027\\/\/	VSP7502ZWV	Tray, 360			
VSP7502	BGA-159	ZWV	–25°C to +85°C	VSP7502ZWV	VSP7502ZWVR	Tape and Reel, 3000			

ORDERING INFORMATION⁽¹⁾

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

	VSP7500, VSP7502	UNIT
Supply voltage (AVDD2, DLLVDD2, REFVDD, DRVDD2, DVDD2, DVDD2_SPI)	2.4	V
Supply voltage (AVDD3, RGVDD3, H1VDD3, H2VDD3, DVDD3, DVDD3_SPI)	4	V
Supply voltage differences (among power-supply pins)	±0.1	V
Ground voltage differences (among GND pins)	±0.1	V
Digital input voltage (ATPG, MN_DM, MN_KBLK, MN_OB, MN_PBLK)	-0.15 to (DVDD2 + 0.15)	V
Digital input voltage (HD, VD, MCLK, RST, SCLK, SCS, SDI)	-0.3 to (DVDD3 + 0.3)	V
Analog input voltage (IN_W, IN_X, IN_Y, IN_Z, IP_W, IP_X, IP_Y, IP_Z)	-0.3 to (AVDD3 + 0.3)	V
Input current (all pins except supplies)	±10	mA
Ambient temperature under bias	-40 to +125	°C
Storage temperature	-55 to +150	°C
Junction temperature	+150	°C
Package temperature (reflow, peak)	+260	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



SBES015A - DECEMBER 2010 - REVISED JANUARY 2011

www.ti.com

ELECTRICAL CHARACTERISTICS⁽¹⁾

All specifications at $T_A = +25^{\circ}$ C, all power-supply voltages = +3 V, and conversion rate = 36 MHz, unless otherwise noted.

	$\frac{1}{2} = \frac{1}{2} = \frac{1}$		VSP7	VSP7500, VSP7502		
	PARAMETER	TEST CONDITIONS	MIN TYP		MAX	UNIT
POWER SUPP	LY				·	
	AVDD2					
	REFVDD					
Analog supply voltage	DLLVDD2		1.65	1.8	1.95	V
	LVAVDD					
	LVDLLVDD					
	AVDD3		2.7	3	3.6	V
	DVDD2					
	DVDD2_SPI					
	DRVDD2					.,
Digital supply	DVDD2_SPI		1.65	1.8	1.95	V
voltage	LVDVDD					
	DRVDD2					
	DVDD3					
	DVDD3_SPI		2.7	3	3.6	V
H-TG supply voltage	HVDD3		2.7	3	3.6	V
Davisa dia sia sti		$VDD = typ, f_{MCLK} = 50MHz$		400		mW
Power dissipation		Power-down mode ($f_{MCLK} = 0 \text{ MHz}$)		10		mW
RESOLUTION					·	
Resolution				16		Bits
THROUGHPUT	RATE					
Maximum data	throughput rate			50	56	MHz
SIGNAL PATH	s	I				
Signal paths		VCC = 3 V		4		Channel
DIGITAL INPU	TS	I			1	
Logic family				CMOS		
I _{IH}		Logic high, V _{IN} = +1.8 V			1	μA
IIL	Input current	Logic low, V _{IN} = 0 V			1	μA
MCLK clock dut	ty cycle		40	50	60	%
Input capacitan				5		pF
DIGITAL OUTP	PUT (CMOS Buffer RG, H1, H2, LH)					
V _{OH}		Logic high, $I_{OH} = -2 \text{ mA}$	VDD – 0.3			V
V _{OL}	Output voltage	Logic low, $I_{OL} = 2 \text{ mA}$			VDD + 0.3	V
ANALOG INPU	лт ЛТ					
	el for full-scale out	Gain = 0 dB		1		V _{PP}
	for INP pin				VCC	V
Input voltage	for INN pin		GND			V
Input capacitan				10		pF
Input limit			GND – 0.3	-	VCC + 0.3	V
REFERENCE		1				
Positive referen	ice voltage			1.25		V
Negative refere				0.75		V
INPUT CLAMP		l de la constante de la consta				
Clamp-on resist				2		kΩ
Clamp level				1.8		V

(1) All values listed are preliminary. Final values to be determined after evaluation.

SBES015A - DECEMBER 2010 - REVISED JANUARY 2011



www.ti.com

ELECTRICAL CHARACTERISTICS⁽¹⁾ (continued)

All specifications at $T_A = +25^{\circ}$ C, all power-supply voltages = +3 V, and conversion rate = 36 MHz, unless otherwise noted.

			VSP7	VSP7500, VSP7502		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRANSFER	CHARACTERISTICS					
Differential n	onlinearity (DNL)			±1		LSB
Integral nonli	inearity (INL)			±32		LSB
No missing c	codes			Ensured		
Step respons	se settling time	Full-scale step input		1		Pixels
Overload rec	covery time	Step input from 1.8 V to 0 V		2		Pixels
Data latency	,				11	Clocks
Signal-to-noi	ise ratio ⁽²⁾	Grounded input capacitor		77		dB
Sensor offse	et correction range		-200		200	mV
Channel isol	ation	Among each channel		-77		dB
PROGRAM	MABLE GAIN (Analog)				·	
Analog gain	programmable range		0		+9.6	dB
Analog gain	programmable step			0.28		dB
Analog gain	step monotonocity			Ensured		
Analog gain	error	For setting gain			0.5	dB
PROGRAM	MABLE GAIN (Digital)	L				
Digital gain p	programmable range		0		32	dB
Digital gain p	programmable step			0.032		dB
OPTICAL BI	LACK CLAMP (OBCLP) LOOP					
Loop time co	onstant			40.7		μS
		Programmable range of clamp level	1024		3072	LSB
Optical black	< clamp level	OBCLP level at code = 1000 0000 0000b (center)		2048		LSB
		OB level program step		1		LSB
PRIMARY A	NALOG OB CLAMP LOOP					
OB DAC res	olution			6		Bits
OB DAC full-	-scale voltage			±250		mV
LVDS BUFF	ER (D0, D1, CKS)					
RL	Differential load impedance		90	100	110	Ω
V _{OD}	Differential steady-state output voltage magnitude	R _L = 100 Ω	90		110	mV
Δ V _{OD}	Change in the steady-state differential output voltage magnitude between opposite binary states	$R_L = 100 \ \Omega$			15	mV
		COM_SEL = 0 (0.9 V mode)	0.7		1.1	V
V _{OC(SS)}	Steady-state common-mode output voltage	COM_SEL = 1 (1.2 V mode)	1		1.4	V
V _{OC(PP)}	Peak-to-peak common-mode output	· ·		20	50	mV
I _{OS}	Short-circuit output current	Output = GND	-6		6	mA
I _{oz}	High-impedance state output current	V _O = 0 V to VCC	-10		10	μA
	URE RANGE	~				
	mperature		-25		+85	°C

(2) SNR = 20 log (full-scale voltage/rms noise).



SBES015A - DECEMBER 2010 - REVISED JANUARY 2011

FUNCTIONAL BLOCK DIAGRAM



NOTE: VSP7500 = CDS, VSP7502 = SH.

SBES015A - DECEMBER 2010 - REVISED JANUARY 2011



www.ti.com

SYSTEM DESCRIPTION

SAMPLE-AND-HOLD (S/H) MODE

In S/H mode, the VSP7502 input circuit is configured for sample-and-hold operation by the serial interface setting. Figure 1 shows a simplified input circuit of the S/H mode. In this mode, the input signal is sampled by the SHD signal.



Figure 1. S/H Input Mode Block Diagram

CORRELATED DOUBLE SAMPLER (CDS) MODE

In CDS mode, the VSP7500/VSP7502 input circuit is reconfigured as a CDS by the serial interface setting. Figure 2 shows a simplified input circuit of the CDS mode.



Figure 2. CDS Input Mode Block Diagram

INPUT CLAMP

In the charge-coupled device (CCD) input mode, the IN_P pin of the VSP7500/VSP7502 are connected to the buffered CCD output through capacitive coupling; therefore, an input clamp is necessary. The purpose of the input clamp is to restore the dc component of the input signal that is lost during ac coupling and establish the desired dc bias point for CDS. Figure 2 also illustrates the input clamp. The input level is clamped to the internal reference voltage during the dummy pixel interval. More specifically, the clamping function becomes active when both CLPDM and SHP are active.

16-BIT ADC

The VSP7500/VSP7502 also provide a high-speed, 16-bit ADC. This ADC uses a fully-differential, pipelined architecture with a correction feature. This architecture achieves better linearity at lower signal levels because large linearity errors tend to occur at specific points in the full-scale range, and linearity improves for a signal level below that specific point. The ADC ensures 16-bit resolution for the entire full-scale range.



SBES015A – DECEMBER 2010 – REVISED JANUARY 2011

OPTICAL BLACK (OB) LOOP AND OB CLAMP (OBCLP) LEVEL

The VSP7500/VSP7502 have a built-in optical black (OB) offset self-calibration circuit (OB loop) that compensates the OB level by using OB pixels that are output from the CCD image sensor. This device also provides a digital OB clamp loop. CCD offset is compensated by converging both OB loops while activating CLPOB during a period when OB pixels are output from the CCD. 20 pixels of the CLPOB period may be enough for stable OB loop operation.

CLOCKING AND DLL

The VSP7500/VSP7502 require the following clocks for proper operation: MCLK, the system clock; CLPOB, the optical black level clamp; and CLPDM, the input clamp.

The HBLK timing signal transmits the horizontal blanking period timing. In this period, high-speed HTG pulses are masked. The PBLK timing signal transmits the data output blanking period timing. In this period, outputting the ADC data is masked.

The VSP7500/VSP7502 have built-in DLL circuits that enable the required sampling clocks and the horizontal timing pulse and logic clocks for outputting LVDS data to be generated.

VOLTAGE REFERENCE

All reference voltages and bias currents used on the VSP7500/VSP7502 are created from internal bandgap circuitry. The device has a symmetrically independent voltage reference for each channel.

Both channels of the S/H, CDS, and the ADC use three primary reference voltages: REFP (1.25 V), REFN (0.75 V), and CM (1 V) of individual references. REFP and REFN are buffered on-chip. CM is derived as the midrange voltage of the resistor chain internally connecting REFP and REFN. The ADC full-scale range is determined by twice the difference voltage between REFP and REFN.

REFP, REFN, and CM should be heavily decoupled with appropriate capacitors.

HOT PIXEL REJECTION

Sometimes, OB pixel output signals from the CCD include unusual level signals that are caused by pixel defection. If this level reaches a full-scale level, it may affect OB level stability. The VSP7500/VSP7502 have a function that rejects the unusually large pixel levels (hot pixels) in the OB pixel. This function may contribute to CCD yield improvement that is caused by OB pixel failure.

Rejection level for hot pixels is programmable through the serial interface. When hot pixels come from the CCD, the VSP7500/VSP7502 omit them and replace the previous pixel level with the OB level calculation.

SBES015A - DECEMBER 2010 - REVISED JANUARY 2011



www.ti.com

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (December 2010) to Revision A						
•	Added last four bullets to Applications section		1			

Copyright © 2010–2011, Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
VSP7500ZWV	ACTIVE	NFBGA	ZWV	159	348	Pb-Free (RoHS)	SNAGCU	Level-2-260C-1 YEAR	
VSP7500ZWVR	ACTIVE	NFBGA	ZWV	159	1000	Pb-Free (RoHS)	SNAGCU	Level-2-260C-1 YEAR	
VSP7502ZWV	ACTIVE	NFBGA	ZWV	159	260	TBD	Call TI	Call TI	
VSP7502ZWVR	ACTIVE	NFBGA	ZWV	159	1000	Pb-Free (RoHS)	SNAGCU	Level-2-260C-1 YEAR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	VSP7500ZWVR	NFBGA	ZWV	159	1000	330.0	16.4	8.3	8.3	1.85	12.0	16.0	Q1
	VSP7502ZWVR	NFBGA	ZWV	159	1000	330.0	16.4	8.3	8.3	1.85	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2011



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
VSP7500ZWVR	NFBGA	ZWV	159	1000	342.0	336.0	34.0
VSP7502ZWVR	NFBGA	ZWV	159	1000	342.0	336.0	34.0

ZWV (S-PBGA-N159)

PLASTIC BALL GRID ARRAY



- B. This drawing is subject to change without notice.
- C. This is a lead-free solder ball design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated