

SN74AHCT541

SN54AHCT541

SCLS269P-OCTOBER 1995-REVISED JUNE 2013

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Check for Samples: SN54AHCT541, SN74AHCT541

FEATURES

- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION

The 'AHCT541 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all corresponding outputs are in the high-impedance state. The outputs provide non-inverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AHCT541 J or W PACKAGE
SN74AHCT541 DB, DGV, DW, N, NS, OR PW PACKAGE
(TOP VIEW)

	•	,	
OE1		$\cup_{_{20}}$]v _{cc}
A1	2	19] OE2
A2	3	18] Y1
A3	4	17] Y2
A4	5	16] Y3
A5	6	15] Y4
A6	7	14] Y5
A7	8	13] Y6
A8	9	12] Y7
GND	[10	11] Y8

SN54AHCT541 . . . FK PACKAGE (TOP VIEW)

	A2 A1 <u>OE1</u> <u>OE2</u>
A3 A4 A5 A6 A7	3 2 1 20 19 18 Y1 14 17 Y2 17 Y2 6 16 Y3 7 15 Y4 8 14 Y5
A	
I	GND 48 48 48 48

FUNCTION TABLE (EACH FLIP-FLOP)

	INPUT	S	OUTP
OE1	OE2	Α	UT Y
L	L	L	L
L	L	Н	н
н	Х	Х	Z
Х	Н	Х	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

www.ti.com

LOGIC DIAGRAM, EACH FLIP-FLOP (POSITIVE LOGIC)



To Seven Other Channels

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE	UNIT	
Supply voltage range, V _{CC}		–0.5 to 7	V	
Input voltage range, VI ⁽²⁾		–0.5 to 7	V	
Output voltage range, V _O ⁽²⁾		-0.5 to V _{CC} + 0.5	V	
Input clamp current, I _{IK} (V _I < 0)		-20	mA	
Output clamp current, I_{OK} (V _O < 0 or V _O >	±20	mA		
Continuous output current, I_O (V _O = 0 to V	±25	mA		
Continuous current through V_{CC} or GND	±75	mA		
	DB package	70		
	DGV package	92		
Declare thermal impedance 0 (3)	DW package	58	°C/W	
Package thermal impedance, θ_{JA} ⁽³⁾	N package	69		
	NS package	60		
	PW package	83		
Storage temperature range, T _{stg}		-65 to 150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS269P-OCTOBER 1995-REVISED JUNE 2013

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		SN54AHC	CT541	SN74AHC	T541	UNIT
		MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V _{IL}	Low-level Input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-8		-8	mA
I _{OL}	Low-level output current		8		8	mA
Δt/Δv	Input Transition rise or fall rate		20		20	ns/V
T _A	Operating free-air temperature	-55	125	-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

				T _A = -55°C TO 125°C				T _A = -40 85°0		T _A = -40° 125°(
PARAMETER	TEST CONDITIONS	V _{cc}	T _A = 25°C			123 6		05 (Recomme	UNIT	
						SN54AH0	CT541	SN74AH	CT541	SN74AHC		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	I _{OH} = -50 μA	- 4.5 V	4.4	4.5		4.4		4.4		4.4		v
V _{OH}	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		3.8		v
N/	I _{OL} = 50 μA	- 4.5 V			0.1		0.1		0.1		0.1	v
V _{OL}	I _{OH} = 8 mA	4.5 V			0.36		0.44		0.44		0.44	v
I ₁	V ₁ = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μΑ
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5		±2.5	
I _{CC}		5.5 V			4		40		20		40	μΑ
$\Delta I_{CC}^{(2)}$	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35		1.5		1.5		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10			pF
Co	$V_0 = V_{CC}$ or GND	5V		4								

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

(2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or VCC.

SN54AHCT541 **SN74AHCT541**

SCLS269P-OCTOBER 1995-REVISED JUNE 2013



www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

						T _A = -55 125		T _A = -4 85		T _A = -40°C TO 125°C		UNIT
PARAMETER	FROM	TO	LOAD CAPACITANCE	T _A = 2	5°C	125		60	C	Recom		
	(INPUT)	(OUTPUT)		APACITANCE		SN54AHCT541		SN54AI	HCT541	SN54AHCT541		
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	•	× ×	C _L = 15 pF	4.1 ⁽¹⁾	6.0 ⁽¹⁾	1 ⁽¹⁾	6.5 ⁽¹⁾	1	6.5	1	6.5	
t _{PHL}	A	Y		4.1 ⁽¹⁾	6.0 ⁽¹⁾	1 ⁽¹⁾	6.5 ⁽¹⁾	1	6.5	1	6.5	ns
t _{PZH}	OE	Y	C _L = 15 pF	5.0 ⁽¹⁾	7.0 ⁽¹⁾	1 ⁽¹⁾	8.0 ⁽¹⁾	1	8.0	1	8.0	
t _{PZL}	0E	Y		5.0 ⁽¹⁾	7.0 ⁽¹⁾	1 ⁽¹⁾	8.0 ⁽¹⁾	1	8.0	1	8.0	ns
t _{PHZ}	OE	Y	0 15 5	4.5 ⁽¹⁾	7.0 ⁽¹⁾	1 ⁽¹⁾	8.0 ⁽¹⁾	1	8.0	1	8.0	
t _{PLZ}	0E	Y	C _L = 15 pF	4.5 ⁽¹⁾	7.0 ⁽¹⁾	1 ⁽¹⁾	8.0 ⁽¹⁾	1	8.0	1	8.0	ns
t _{PLH}	A	Y	C 50 pF	6.2	8.5	1	9.5	1	9.5	1	9.5	
t _{PHL}	A	ř	C _L = 50 pF	6.2	8.5	1	9.5	1	9.5	1	9.5	ns
t _{PZH}	OE	Y	C _L = 50 pF	7.5	10.0	1	12	1	12	1	12	ns
t _{PZL}	0E	T	$C_L = 50 \text{ pr}$	7.5	10.0	1	12	1	12	1	12	115
t _{PHZ}	OE	Y	C _I = 50 pF	7.0	10.0	1	12	1	12	1	12	ns
t _{PLZ}	UE	Ť	$C_L = 50 \text{ pr}$	7.0	10.0	1	12	1	12	1	12	2
t _{sk(o)}			C _L = 50 pF		1 ⁽²⁾				1	1		

On products compliant to MIL-PRF-38535, this parameter is not production tested.
 On products compliant to MIL-PRF-38535, this parameter does not apply

OPERATING CHARACTERISTICS

 $V_{CC} = 5 \text{ V}, \text{ } T_{A} = 25^{\circ}\text{C}$


	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	12	pF

Copyright © 1995–2013, Texas Instruments Incorporated



SCLS269P - OCTOBER 1995-REVISED JUNE 2013

PARAMETER MEASUREMENT INFORMATION



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, $Z_0 = 50 \Omega$, $t_r \le 3 \text{ ns}$, $t_f \le 3 \text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

REVISION HISTORY

Cł	anges from Revision O (July 2003) to Revision P Page								
•	Changed document format from Quicksilver to DocZone.	. 1							
•	Extended operating temperature range to 125°C	. 3							

6

Copyright © 1995–2013, Texas Instruments Incorporated



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9685801Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9685801Q2A SNJ54AHCT 541FK	Samples
5962-9685801QRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9685801QR A SNJ54AHCT541J	Samples
5962-9685801QSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9685801QS A SNJ54AHCT541W	Samples
SN74AHCT541DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT541N	Samples
SN74AHCT541NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT541	Samples
SN74AHCT541PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples



6-Feb-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHCT541PWRG3	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SN74AHCT541PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB541	Samples
SNJ54AHCT541FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9685801Q2A SNJ54AHCT 541FK	Samples
SNJ54AHCT541J	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9685801QR A SNJ54AHCT541J	Samples
SNJ54AHCT541W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9685801QS A SNJ54AHCT541W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



6-Feb-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHCT541, SN74AHCT541 :

- Catalog: SN74AHCT541
- Enhanced Product: SN74AHCT541-EP, SN74AHCT541-EP
- Military: SN54AHCT541

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT541DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT541DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT541NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHCT541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHCT541PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHCT541PWRG3	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHCT541PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

14-May-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT541DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74AHCT541DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT541NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AHCT541PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74AHCT541PWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74AHCT541PWRG3	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74AHCT541PWRG4	TSSOP	PW	20	2000	367.0	367.0	38.0

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated